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ABSTRACT
Chen, Kenle Ph.D., Purdue University, December 2013. High-Power Microwave/
Radio-Frequency Components, Circuits, and Subsystems for Next-Generation Wire-
less Radio Front-Ends. Major Professor: Dimitrios Peroulis.
As the wireless communication systems evolve toward the future generation, in-
telligence will be the main signature/trend, well known as the concepts of cognitive
and software-defined radios which offer ultimate data transmission speed, spectrum
access, and user capacity. During this evolution, the human society may experience
another round of ‘information revolution’. However, one of the major bottlenecks of
this promotion lies in hardware realization, since all the aforementioned intelligent
systems are required to cover a broad frequency range to support multiple communi-
cation bands and dissimilar standards. As the essential part of the hardware, power
amplifiers (PAs) capable of operating over a wide bandwidth have been identified
as the key enabling technology. This dissertation focuses on novel methodologies
for designing and realizing broadband high-power PAs, their integration with high-
quality-factor (high-Q) tunable filters, and relevant investigations on the reliabilities
of these tunable devices. It can be basically divided into three major parts:
1. Broadband High-Efficiency Power Amplifiers. Obtaining high PA efficiency over
a wide bandwidth is very challenging, because of the difficulty of performing
broadband multi-harmonic matching. However, high efficiency is the critical
feature for high-performance PAs due to the ever-increasing demands for envi-
ronmental friendliness, energy saving, and longer battery life. In this research,
novel design methodologies of broad-band highly efficient PAs are proposed,
including the first-ever mode-transferring PA theory, novel matching network
xxv
topology, and wideband reconfigurable PA architecture. These techniques sig-
nificantly advance the state-of-the-art in terms of bandwidth and efficiency.
2. Co-Design of PAs and High-Q Tunable Filters. When implementing the intel-
ligent communication systems, the conventional approach based on indepen-
dent RF design philosophy suffers from many inherent defects, since no global
optimization is achieved leading to degraded overall performance. An attrac-
tive method to solve these difficulties is to co-design critical modules of the
transceiver chain. This dissertation presents the first-ever co-design of PAs and
tunable filters, in which the redundant inter-module matching is entirely elim-
inated, leading to minimized size & cost and maximized overall performance.
The saved hardware resources can be further transferred to enhance system
functionalities. Moreover, we also demonstrate that co-design of PAs and filters
can lead to more functionalities/benefits for the wireless systems, e.g. efficient
and linear amplification of dual-carrier (or multi-carrier) signals.
3. High-Power/Non-Linear Study on Tunable Devices. High-power limitation/power
handling is an everlasting theme of tunable devices, as it determines the oper-
ational life and is the threshold for actual industrial applications. Under high-
power operation, the high RF voltage can lead to failures like tuners’ mechanical
deflections and gas discharge in the small air spacing of the cavity. These two
mechanisms are studied independently with their instantaneous and long-term
effects on the device performance. In addition, an anti-biased topology of elec-
trostatic RF MEMS varactors and tunable filters is proposed and experimen-
tally validated for reducing the non-linear effect induced by bias-noise. These
investigations will enlighten the designers on how to avoid and/or minimize
the non-ideal effects, eventually leading to longer life cycle and performance
sustainability of the tunable devices.
xxvi
To sum up, this dissertation performs in-depth studies on high-power microwave
devices and circuits for next-generation intelligent communication systems, covering




Past few decades have witnessed a significant progress of wireless communication
technologies for both civilian- and military-based applications. Consumer electronics,
such as cellular phones, wireless local area networks, wireless computer peripherals,
and automotive cruise-control radars, are only a few examples of the wireless devices
that become part of our daily lives. Further advanced implementations of wire-
less systems can be found in military communications, warfare jamming, and deep
space exploration. This fast-evolving area drives intensive efforts to develop improved
wireless standards and transceiver architectures. Fig. 1.1 illustrates the evolution of
cellular communication systems from the very first generation to the current forth
generation [1]. It can be seen that the modulation scheme evolves from the analog
single-carrier modulation to digital multi-carrier modulation, which results in an ex-
plosive increase of data transmission rate from tens of kbps (voice) to hundreds of
mbps (high-definition multi-media).
However, increasing data-rate and bandwidth efficiency of the communication
signals normally leads to large envelop fluctuations and thus higher peak-to-average
ratios (PARs), as well as wider instantaneous bandwidths. Fig. 1.2 illustrates the
frequency-domain and time-domain representations of a typical WCDMA signal and
the power density function [2]. Consequently, power amplifier (PA), the most impor-
tant component in a wireless transmitter, is required to operate linearly to prevent
spectral regrowth and interference to adjacent channels [3]. On the other hand,
high-efficiency is another critical requirement for high-performance PAs to result in
longer battery life, better device reliability, low operation temperature, and simplified




Fig. 1.1. Evolution of mobile communication technology [1] (IMT:
International Mobile Technology).
sumption and heat dissipation. From a PA-designer’s point of view, it is challenging
to achieve high efficiency and high linearity simultaneously. It is well known that a
PA, in general, can operate efficiently only at a high level of device saturation, which
is also the extremely non-linear region [4]. When used for linear amplification, the
transistor needs to be unsaturated and most of the dc input power is sacrificed in
generating head room for a good linearity. For amplification of the high-PAR signals,
the PA tends to work form the saturated power level to a significant amount of power
back-off most of the time, leading to both non-linearity and low overall efficiency.
Although the PA is able to be linearized using external linearization techniques,
e.g. predistortion, feedback, and feedforward [4], it still suffers from a degradation
of the average efficiency.
Furthermore, an increasing number of frequency bands and spectrum fragmen-
tation are being included in today’s wireless communications. Fig. 1.3 shows the
frequency-band allocation of various cellular communication standards, indicating a
very wide spread of frequency span covering almost the entire L-band and S-band.
The satellite and military systems (e.g., radars) may require even wider bandwidths.
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Fig. 1.2. A typical WCDMA signal: (a) frequency-domain spectrum,
(b) time-domain envelope, (c) power density function [2].
Fig. 1.3. Frequency allocation of different communication standards [1].
Conventionally, the multi-band operation is realized by incorporating multiple PAs
working at different frequencies in the transmit section, in which the PAs’ outputs




















Fig. 1.4. A conceptual illustration of reducing the circuit complex-
ity of a multi-band RF front-end by employing broadband PA and
tunable filter.
However, this approach significantly increases the system cost and complexity. Alter-
natively, a single broadband PA and a widely tunable microwave filter can be utilized,
as shown in Fig. 1.4. However, it is still challenging to achieve such a broad band-
width of the PA while maintaining the efficient performance, as the high-efficiency
PA normally require accurate harmonic terminations in addition to the fundamental
one. The design difficulty would be further multiplied if considering the efficiency
enhancement at power back-offs.
This dissertation focuses on developing high-performance power amplifiers that
are capable to operate within a broad frequency range, and techniques for effectively
integrating PAs into the transmitter front-end. The first major direction is to develop
stand-a-lone broadband highly efficient PAs, in which many novel design methodolo-
gies are proposed and demonstrated in terms of novel matching network topology [6],
innovative PA mode (mode-transferring) [7], and reconfigurable PA architecture for
multi-band load-line adaption [8]. The second direction is to integrate high-power
highly-efficient PAs with the front-end high-quality-factor filters. In this part, the
co-design concept is, for the first time, applied for integrating PAs and filters [9–12],
which, in particular, leads to size & cost and maximized overall system performance.
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This thesis also shows that more functionalities/benefits can be achieved by combined
utilization of PAs and filters, e.g. efficient and linear amplification of dual-carrier sig-
nals [13]. Third, the respective high-power non-linear behaviors of tunable devices
are investigated for reliably integrating with the power amplifiers [14–17].
1.2 Power Amplifier Overview
1.2.1 RF Power Device Techniques
Power amplifier is a circuit for converting DC-input power into a significant
amount of RF/microwave output power. For any kind of wireless communication
equipment, there is always some sort of PA on board to boost the low-level analog
signal to a certain level with sufficient signal-to-noise ratio (SNR) over the commu-
nication link. From the early days of wireless communication to date, the RF power
generation technique has been evolving extremely fast in parallel with the semicon-
ductor technology, as illustrated in Fig. 1.5. This development follows a main trend
with increasing power density and decreasing device size. Discrete solid-state RF-
power devices began to appear at the end of the 1960s with the invention of silicon
bipolar transistors. Their dominance in the 1980s brought about the use of lower
supply voltages, higher currents, and relatively low load resistances. The 1990s saw a
proliferation of a variety of new solid-state devices including HEMT, pHEMT, HFET,
and HBT, using new wide-band-gap materials, such as InP, SiC, and GaN [18]. These
devices offer very high power amplification up to 200 W or more, while a silicon-based
counterpart, LDMOS, is also capable to supply up to 1000 W power [19]. Although
the solid-state devices presently dominate the market of power generation, one of the
early techniques, traveling wave tube (TWT), is still being used today to generate
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Fig. 1.5. Time line of power device technology evolution (dates approximate).
1.2.2 Power Amplifier Classification
The PAs are classified into several operation classes depending on different voltage
and current waveforms. These classes can be categorized into two major groups.
The first group is known as transconductance PAs, in which case the transistor, i.e.,
field effect transistor (FET), is considered as a current source controlled by the gate
voltage. The second group is called high-efficiency or switching PAs, in which case
the transistor operation is functionally equivalent to a switch [19].
Transconductance Power Amplifiers
For transconductance PAs, the most critical parameter is the transistor gate bias
that sets the operating point for the device, which typically determines the class or
conduction angel of the operation, i.e., Class A, AB, B, and C, (the conduction angel,
θ, is defined as the number of degrees in a full RF duty-cycle that current flows) [4].
Fig. 1.6 illustrates the various bias conditions of these PAs, and Fig. 1.7 shows the















Fig. 1.6. Transconductance power amplifiers: various DC bias points
of Class-A, AB, B, and C.
Class A Class AB Class B Class C


































Fig. 1.7. Transconductance power amplifiers: voltage and current waveforms.
Class-A amplifier operates in full input and output ranges (θ = 360◦) where the
current waveform has no clipping or distortion, which makes it a perfect operation
for an amplitude-modulated signal. However, it requires a high quiescent current
(= IMax/2) and delivers a maximum efficiency of 50%. The quiescent current of the
transistor can be reduced to below IMax/π by decreasing the gate bias voltage to the
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Fig. 1.8. Frequency-domain high-efficiency PAs (Class-F and Class-
F−1): (a) simplified circuit schematic, and voltage and current wave-
forms of (b) Class-F and (c) Class-F−1 PAs.
angle is reduced to 180◦, which means for a certain fraction of the signal period, the
transistor is in complete cut-off. Therefore, compared to Class-A, Class-B operation
is more efficient, but it is less linear due to its half-sinusoidal current-waveform that
contains high-order harmonics and generates inherent non-linearity. If both linearity
and efficiency are both concerned, a better option is to operate the amplifier between
the class-A and class-B region to alleviate linearity issues while still having better
efficiency than Class-A. Such an operation is called Class-AB, which is often used in
the applications that require a good trade-off between linearity and efficiency, such as
3G mobile applications [20]. If the transistor operates for less than half of the cycle
or with the conduction angle smaller than 180◦, it results in the Class-C operation.
This mode is highly efficient and non-linear, and thus it is mostly used for amplifying
constant-envelope signals that only use phase and frequency to convey data. To sum























Fig. 1.9. Voltage-mode Class-D PA: (a) simplified circuit schematic,
(b) voltage and current waveforms.
High-Efficiency Power Amplifiers
High-efficiency switching PAs, such as Class-D, Class-E, Class-F, their duals, in
theory can deliver a 100% efficiency since they are not dissipating any power internally.
However, the linearity of these PAs is very poor due to the switching operation of the
transistor. This group of amplifiers can be further divided into two subgroups: a)
frequency-domain harmonic-tuned PAs, e.g., Class-F and F−1, and b) time-domain
switch-mode PAs, e.g., Class-D, and E. Unlike the transconductance PAs, the design
of high-efficiency PAs usually require harmonic impedance matching as well as the
fundamental one.
Fig. 1.8(a) shows the circuit schematics of Class-F and inverse Class-F PAs. By
providing open-circuit and short-circuit at odd and even harmonic frequencies, the
ideal Class-F PA exhibits a half-rectified sinusoidal current and rectangular voltage
at the drain node, as shown in Fig. 1.8(b) [21]. There is no power dissipation in the
device due to non-overlapping between voltage and current, yielding 100% efficiency.
The Class-F−1 is the dual of Class-F, where the current and voltage waveforms are
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Fig. 1.10. Class-E PA: (a) simplified circuit schematic, (b) voltage
and current waveforms.
(Fig. 1.9) involves two transistors to switch between, resulting in a square waveform
across the switch without the coexistence of current. Each switch conducts a half
sinusoidal wave that is combined to form a full sinusoidal wave via the series LC
resonator. Class-D is normally used in the low-frequency range (< 100 MHz) where
the parasitic effect is nearly negligible. Another switch-mode PA, Class-E, uses a
single transistor to switch the current flows through itself and the output capacitor
(Cp), as shown in Fig. 1.10. It can be seen that the current and voltage waveforms
are slightly out-of-phase, requiring a inductive load. The Class-E PA can operate at a
higher frequency (giga-hertz level), as it is insensitive to parasitics since the parasitic
capacitance of the transistor (CDS) can be completely absorbed into Cp.
New Power Amplifier Modes
The conventional PA modes mentioned in the above two sections are only for
narrowband PA implementations. In particular, most of the PA modes incorporates
resonators to set the proper harmonic impedances, i.e., either open or short, while
these harmonic resonators are also bandwidth limiters. As the broadband PAs are
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increasingly emphasized and demanded today, numerous novel PA modes have been
invented (or recognized), which are more or less developed from the conventional
modes. For example, Class-B PA can theoretically achieve a peak efficiency as high
as 78.5%, given all the harmonic terminations are shorted [4]. It has been found that
this is not the unique solution, while there is a continuous set of solutions leading
to the same efficiency as shown in Fig. 1.11. This continuous mode is recognized as
Class-J with proper complex offsets in fundamental and second harmonic impedances
(Fig. 1.11(a)), corresponding to a variation of drain voltage waveform (Fig. 1.11(b)).
Since class-J PAs do not require harmonic resonators to achieve the maximum ef-
ficiency, there is a potential of increasing PA efficiency bandwidth compared with
other linear amplifiers. Moreover, the other high-efficiency modes were also extended
to continuous modes, such as continuous Class-E [22], continuous Class-F [23,24], and
continuous inverse Class-F [25, 26]. Recently, these new continuous PA modes have
successfully applied to realize broadband PAs, achieving wide bandwidth and good
PA performance [27–30].
In parallel to the continuous modes, another PA mode was proposed, known as
the saturated mode [31,32]. Unlike the aforementioned continuous modes, which are
based on strict theoretical derivation, the saturated mode is more or less engineer-
ing based. As shown in Fig. 1.12, this type of design philosophy suggests that the
large non-linear output capacitor of the transistor can self-generate second harmonic
voltage. It tends to automatically shape the voltage and current waveforms, thus
lifting the strict requirement of accurate harmonic loading. As a result, a high PA ef-
ficiency can be maintained with a large tolerable range of fundamental and harmonic
impedances, eventually leading to an increased PA bandwidth [28, 33].
1.3 Advanced Power-Amplifier/Transmitter Architectures
For amplification of the actual high-PAR signals, a stand-alone PA is generally not
















Fig. 1.11. Comparison of Class-B and Class-J modes: (a) fundamental
and second harmonic loads, (b) current and voltage waveforms (vari-












Fig. 1.12. Saturated PA mode utilizing non-linear output parasitic
capacitance of the transistor.
at the power level close to the maximum. For many years, many techniques have
been proposed, demonstrated, and developed for enhancing the efficiency at power
back-offs, and improving the PA linearity [19, 34]. These methods are mainly based
























Fig. 1.13. Supply modulation techniques: operating schemes of (a)
envelope elimination restoration, (b) envelope tracking.
1.3.1 Supply modulation
The most well-know supply modulation technique is envelope elimination restora-
tion (EER) [35], which is invented by Kahn in 1952. It is the origin of all the modern
supply modulation techniques. As shown in Fig. 1.13(a), it utilizes a very high-
efficiency non-linear RF PA with a highly-efficient envelope amplifier to implement
a high-efficiency linear PA. The amplitude of the input signal is eliminated by a
limiter, allowing constant-amplitude input (with only the phase modulation) to be
efficiently amplified by Class D, E, or F PAs. Amplitude modulation of the final RF
PA is restored by the DC supply modulator creating an amplified replica of the input
signal.
Another common technique is called envelope tracking (ET), as shown in Fig. 1.13(b),
which is similar to the EER scheme. Instead of using a nonlinear amplifier, the tran-
sistor is operated in a linear condition where the DC supply voltage is modulated
with the input signal envelope. Unlike the EER operation, the RF input signal of ET
contains both amplitude and phase information. Thus, the supply voltage control
has more flexibility than the EER technique because it does not require perfectly
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match with the input envelope, which allows more errors and design relaxation, with
a trade-off in lower drain efficiency. Therefore, ET has been considered as a promising
successor to replace the current dominator of Doherty PAs in celluar base-stations.
Recently, numerous research efforts have been dedicated into the ET PAs with sig-
nificant engineering and technological advances [36–40]. In particular, one of the
major bottle necks lies in the drain modulator whose efficiency drops with an increas-
ing bandwidth of the signal. This issue is successfully overcome with a bandwidth
reduction method [41, 42].
1.3.2 Load Modulation
Compared to supply modulation, load modulation technique relies on dynamically
changing the load impedance of the transistor according to the instantaneous envelope
of the signal. The Doherty amplifier is one of the very first techniques that adopts
this idea [43]. As shown in Fig. 1.14(a), it utilizes more than one amplifier to operate
at different power levels. Each amplifier is biased into different bias conditions and
designed to have different load terminations so that it can be optimized for multiple
power levels. The operation of Doherty is actually controlled by the input power
level, without any use of external control or adjustment. This is the critical design
requirement of the Doherty amplifier, which makes it attractive to circuit designers.
Nowadays, Doherty PA has been the dominant PA technology in many applications,
such as cellular base stations. Thus, there have been significant evolvement of Doherty
PAs with extended power ranges [36, 44, 45] and extended bandwidths [46–50].
Dynamic-load-modulation (DLM) was recently proposed and demonstrated as an
effective substitution of Doherty PA topology [51]. The operating scenario is shown
in Fig. 1.14(b). This technique employs passive tunable components, which consumes
negligible DC power and can be designed as a part of the output matching network,
to dynamically tune the load impedance. Moreover, this approach can provide a









Fig. 1.14. Load modulation techniques: operating schemes of (a)
Doherty power amplifier, (b) dynamic load modulation.

















Fig. 1.15. Efficiency as a function of output power: comparison be-
tween different techniques.
leading to efficiency enhancement over a larger back-off power range. However, the
challenge lies in the design complication of the tunable output matching network and
the difficulty in finding a reliable tuning element with both high quality factor and
high power handling capability.
Fig. 1.15 summarizes the efficiency versus output power of different techniques.
It can be seen that a significant efficiency enhancement at low power levels can be
achieved by using the advanced PA techniques compared to the conventional stand-




















Fig. 1.16. All-digital burst-mode transmitter.
by external linerization techniques to achieve good linearity and high efficiency si-
multaneously [41, 52–56].
1.3.3 All-Digital Burst-Mode Transmitter
All-digital burst-mode transmitters have been recently proposed to efficiently and
linearly transmit the modern high peak-to-average-ratio (PAR) signals, [34,50,57,58].
Fig. 1.16 shows the block diagram and operation scenario of such a transmitter.
Unlike the conventional transmitters presented in section 1.3.1 and 1.3.2, the digital
transmitter entirely eliminates the additional amplifiers, while it directly digitizes
the signal’s amplitude-modulation (AM) information into pulse widths, resulting in
a simpler circuitry of the transmitter. The up-converted burst-mode signal can be
considered quasi constant-envelope, and a very high-efficiency switch-mode PA can be
utilized, which works in either the saturated mode or the cut-off mode. Thus, a high
overall efficiency is ensured. Then, the initial envelop (AM linearity) of the amplified
burst-mode signal is reconstructed by a bandpass filter connected in cascade with the
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PA [34,50]. The major problem of this technique is the output filter, whose bandwidth
needs to be as narrow as the signal bandwidth (typically < 1%). Such a narrowband
filter normally has non-negligible insertion loss, which eventually degrades the overall
efficiency. Furthermore, reflections of pulses between the PA and the filter, caused
by the possible inter-connecting transmission line between the PA and the filter, will
deteriorate both the linearity and efficiency of this approach [34].
1.4 Dissertation Overview
The organization of this dissertation is provided below:
• Chapters 2 and 3 present novel methodologies to design and realize high-efficiency
power amplifiers over beyond-octave bandwidths. Specifically, wideband PA
matching network topology, practical matching network synthesis/realization
techniques, novel wideband PA architectures, and novel PA mode theories are
proposed and investigated. These methodologies are experimentally validated
with state-of-the-art PA performances in terms of bandwidth and efficiency.
• Chapter 4 introduces dynamic load modulation (or load-line adaption) in the
wideband PA design, demonstrating the first load-line adaptive PA that achieves
octave bandwidth, high power, and high efficiency simultaneously. The design
and implementation of tunable matching network for performing broadband
DLM is presented. The power handling issue and enhancement of the tuner are
discussed, and the trade-off between tuning range and power is also explored to
achieve an optimized design. Finally, the experimental results of this adaptive
broadband DLM PA are exhibited.
• Chapters 5 and 6 present the first-ever co-design concept of PAs and high-
quality-factor (high-Q) filters, in which the filters can be designed to directly
match the transistor. Therefore, the conventional PA output matching network
can be entirely eliminated, thus achieving minimized size & loss and enhanced
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overall performance. The co-design method is experimentally demonstrated
with various prototype designs, including various filter types (different order,
tunable and static) and resonator types (substrate-integrated cavities and cop-
per cavities).
• Chapter 7 reports a novel power amplifier architecture for amplifying dual-
carrier signals with simultaneous high efficiency and high linearity. This dual-
carrier PA is based on two high-efficiency PAs and an innovative radio-frequency
carrier combiner, which is a diplexer implemented with bandstop filters (BSFs).
This special BSF diplexer is capable of combining two carriers with ultra-narrow
frequency spacings, while maintaining a low combining loss. The integrated PA
exhibits excellent performance when amplifying dual-carrier signals in terms of
linearity and efficiency.
• Chapters 8 and 9 study the non-ideal/non-linear effects of microwave/RF tun-
able components and circuits. First, the power handling of high-Q evanescent-
mode cavity resonators and filters are investigated, including two independent
mechanisms: a) mechanical non-linearity of the tuners caused by the quasi-
electrostatic force induced by the high RF signals, and b) gas discharge in the
air spacing of the cavity induced by the high electromagnetic field. Second, an
anti-biased topology is proposed and experimentally demonstrated for linearity
enhancement (bias-noise cancelation) of electrostatic RF MEMS varactors and
tunable filters.
• Chapter 10 summarizes the work presented in this dissertation.
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2. BROADBAND HIGHLY EFFICIENT CLASS-E POWER
AMPLIFIER
2.1 Introduction
High power and high efficiency power amplifiers (PA) are very important for mod-
ern wireless communication systems, especially those in base-stations, to achieve
low-cost and highly-reliable transmitters. However, the traditional high-efficiency
PAs, e.g., Class-E, D, and F, usually require a high saturation-level of the device
and accurate harmonic engineering, leading to bandwidth restrictions in their fre-
quency responses [59–61]. Nevertheless, future communication systems, e.g. WiMax
and LTE, would require wider PA bandwidths, not only for the coverage of multiple
frequency bands, but also due to the increasing effective-bandwidth of the signal,
i.e. up to 100 MHz. Distributed amplifier (DA) is a common solution for wideband
amplification [62]. However, this approach requires multiple devices, which results
in a low overall efficiency. Another possible solution based on the optimization of
the fundamental harmonic impedance has been presented in [63] and [64], achiev-
ing multi-octave bandwidths. However, significant higher-order harmonics remain in
such designs, leading to relatively low efficiencies (≈ 50% in [63] and 20% in [64]) and
harmonic distortion.
Thus, realizing high-power and high-efficiency PAs within a broad bandwidth
is becoming a critical research area. To date, several design techniques have been
proposed and demonstrated with an optimization of bandwidth and efficiency [27,65–
68]. Several critical features of these PAs are summarized in Table 7.1. It is important
to note that the matching network topologies used in those designs are equivalent to
lowpass prototypes with an order n ≤ 4. Higher-order lowpass prototypes have not
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Table 2.1
State-of-the-Art High-Efficiency Broadband PAs
Reference PA Mode BW (GHz, %) Gain (dB) Pout(W) Eff.(%)
2009 [27] Class-J 1.4−2.6, 60% 11−12 9−11 57−72
2009 [65] Class-E 2.0−2.5, 22% 10−13 7−12 74−77
2009 [66] Class-E 0.6−1, 50% 12−18 45−49 66−87
2010 [67] N/A 1.8−3.1, 53% 9−10 20−50 56−65
2010 [68] N/A 1.9−4.3, 78% 9−11 10−15 57−72
This work Class-E 0.9−2.2, 84% 10−13 10−20 63−89
yet been widely applied in the broadband PA design, although they can potentially
yield improved matching quality and wider bandwidth.
Herein, we present a practical method for designing a broadband high-efficiency
Class-E PA that employs high-order lowpass circuit topologies at the input (n ≥ 8)
and output (n ≥ 6). Compared to Class-D designs, the presented Class-E PA exhibits
simpler circuitry and reduced sensitivity to parasitics. Compared to Class-F and
F−1 designs, it is more forgiving to harmonic terminations requirements and allows
for a broadband performance. The presented design is based on a commercially-
available 25 W Cree GaN HEMT. A three-stage Chebyshev lowpass network (n = 6)
is synthesized for the output matching, and it is implemented using transmission
lines, as those in [69–71], which yield a better PA performance than that using lumped
elements [71]. Optimal fundamental, second-harmonic and third-harmonic impedance
terminations are provided for the transistor output over a broad bandwidth. The
output parasitics of this packaged GaN transistor are carefully characterized and
de-embedded in confirming a wideband Class-E behavior. This design achieves a
state-of-the-art performance compared to the recently published results (Table 7.1).
In particular, it exhibits the highest broadband reported efficiency. Furthermore,
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modulated testing using a GSM signal shows a very good potential of this Class-E
PA for amplifying constant-envelop signals.
2.2 Broadband Class-E Power Amplifier
2.2.1 A Review of the Classic Class-E Power Amplifier Theory
The conventional ideal Class-E PA topology is depicted in Fig. 2.1. For this
PA circuitry [72], the transistor is considered as a switch and a capacitor (CP ) is
connected in parallel with it. If the transistor-switch is turned on, the current flows
entirely through the switch (FET’s drain and source, or BJT’s collector and base)
and the voltage is zero. This current can be expressed as
isw(t) = IDC(1 + a sin(ωt+ φ)). (2.1)
When the switch is turned off, the current flows entirely into the capacitor, which
is charged simultaneously. During this off-state interval, the voltage on this parallel











(1 + a(cos(ωt+ φ)− cosφ)). (2.2)
There are two boundary conditions for the ideal Class-E operation [69, 72, 73],
referred as zero voltage switching (ZVS) and zero voltage derivative switching condi-
tions (ZVDS). Assume the switch is turned off at t = 0 and turned on at t = T/2,
























Fig. 2.1. Ideal Class-E PA topology.
where T denotes the time period of one Class-E duty cycle. ZVS condition prevents
simultaneous non-zero voltage and current across the switch device, and ZVDS en-
forces the current to start flowing after the voltage has reached zero (soft switching).








φ = − arctan 2
π
. (2.5)
Consequently, as shown in the rectangular box in Fig. 2.1, there is no overlap between
the transient drain (or collector) current and voltage, which leads to a zero DC power
dissipation and 100% drain efficiency.
Using Fourier-series expansions [69, 73], the optimal fundamental load, yielding







This impedance presents inductive, which is illustrated in Fig. 2.1.
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In the ideal Class-E mode, the total current through the combined switch-capacitor
tank is a pure sinusoidal wave, and the harmonics are entirely due to the voltage. In
turn, the ideal impedances at higher-order harmonic frequencies are infinite.
ZE,nf0 = ∞, n ≥ 2. (2.7)
2.2.2 Broadband Class-E PA Scheme
The classic Class-E topology shown in Fig. 2.1 is indeed for the narrow band de-
sign, as the series LC resonator has a limited frequency response. Also, equation (2.6)
indicates that the optimum load impedance is frequency-varying. To implement the
broadband Class-E PA, two problems are to be addressed. First, a matching network
is needed to transform Z0 to ZE for the switch-capacitor tank over a significant band-
width, e.g., > 50%. Second, a broadband filter, whose passband covers the desired
bandwidth, is needed to provide infinite impedance at harmonic frequencies, replacing
the LC resonator. In this research, the matching network and filter is co-designed in
order to reduce the circuit complexity.
Furthermore, the perfect switching behavior is not achievable at the gigahertz
frequency level because of the non-ideal effects of the transistor and non-square wave
driven signal at the input. Practically, the transistor gate/base is biased at the pinch-
off point. The input signal now needs to be sufficiently large to turn the transistor
on during the entire positive half duty-cycle and subsequently turn it off during the
negative half duty-cycle [4]. The proposed realistic broadband Class-E PA topology
is shown in Fig. 2.2.
It is important to note, however, that the bandwidth of this matching network
design method is limited to one octave [27], because the second harmonic of the low-
end fundamental will occur in the passband if the bandwidth is above one octave.
Thus, the original target frequency band is from 1−2 GHz (L-band). To achieve
a multi-octave bandwidth, one can design multiple matching networks for different
bands and use switches to select the proper one.
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Zin = ZE at f0
Zin = ∞ at nf0, n ≥ 1
f0, Low f0, High
Fig. 2.2. Broadband Class-E PA topology.
2.2.3 Design of Broadband Class-E PA using a Packaged GaN HEMT
Recent developments in solid-state techniques have enabled wide band-gap de-
vices, such as GaN and SiC HEMTs, which significantly improve transistor perfor-
mance from conventional CMOS techniques. To date, GaN HEMTs have been applied
in numerous high-efficiency broadband PA designs [27,65–68]. In this research, a GaN
transistor is selected as the active component to implement the broadband Class-E
PA. In general, GaN transistors exhibit high breakdown voltage, low and voltage-
independent output capacitance (CDS), and low turn-on resistance (RON) [74]. These
characteristics are very important for realizing high-efficiency switch-mode PAs. How-
ever, current commercially available GaN HEMTs that are appropriate for discrete
designs are typically packaged. Their packages often introduce non-negligible par-
asitics. Fig. 2.3 shows a typical equivalent circuit of a 25 W Cree GaN HEMT
(CGH40025) [74, 75], which is sealed in the Cree 440166 package. Fig. 2.3 also lists
the approximate values of those parasitics. The intrinsic parasitic values, i.e. CDS,
CGD, and CGS, are approximated based on [74] and the manufacturer’s datasheet.
The extrinsic parasitic values, i.e. CPD, CPG, LS , RS, RD, and RG, are estimated
using the method presented in [75]. The package model is provided by the manufac-
























RG = 0.6 Ω
RD = 0.3 Ω
CGD = 0.15 pF
CGS = 0.6 pF
CDS = 2 pF
CPG = 0.25 pF
CPD = 0.15 pF
RS = 0.1 Ω
LS = 0.1 nH
LBW = 0.55 nH
Zlead = 15 Ω
l = 30 mil
l l
Intrinsic Extrinsic Package
Fig. 2.3. Typical GaN transistor model showing the parasitics [74, 75].
need to be carefully considered in order to perform a sufficiently-accurate matching.
Especially, the output capacitance of the transistor (CDS) can be taken advantage to
replace the shunt capacitor CP in the ideal topology, which is the main advantage of
the Class-E topology over the other switch-mode PA, Class-D.
Fig. 5.3(a) shows the ideal Class-E impedance of this transistor at the device
package plane (ZL) de-embedded from the Class-E reference plane (ZE). ZL and ZE
are illustrated in Fig. 2.3. However, the intrinsic parasitics are usually non-linear
(voltage-dependent), which might lead to an accuracy degradation of this theoretical
model in the high power case. Fortunately, a very good non-linear model of this
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Fig. 2.4. Characterization of Cree GaN CGH40025 at package plane
(ZL) throughout L-band: (a) de-embedded optimal output impedance
from ideal Class-E model, (b) optimum output and input impedances
extracted from load-pull and source-pull simulations.
2nd Harmonic












Fig. 2.5. Optimal impedance of the second and third harmonics ex-
tracted from load-pull simulation.
transistor is available from the manufacturer, which is also optimized for switch-
mode PA designs [74]. Therefore, the load-pull simulation is conducted on the GaN
transistor using Agilent’s Advanced Design System (ADS) [76], in order to find a more
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accurate load impedance. It is worthy noting that the optimal impedance obtained
here is referred to the package plane, as the package effect has been incorporated in the
transistor model. In the load-pull simulation, a sufficiently large input RF power, i.e.
> 1 W, is applied to drive the transistor as a switch. Fig. 5.3(b) shows the simulated
efficiency-optimized load impedance of this transistor at 1−2 GHz. Figs. 5.3(a) and
(b) indicate the similar load impedance region for the Class-E operation within this
frequency range, while the load-pull impedance spreads less than the ideal one. The
broadband Class-E behavior will be further demonstrated using waveform engineering
in the schematic simulation of the entire PA (Section 2.4). The source-pull simulation
is also conducted to obtain the optimum input impedance of the transistor, which is
shown in Fig. 5.3(b).
Harmonic impedance matching is another very important aspect in the high-
efficiency PA design. Theoretically, infinite harmonic impedances need to be provided
at the Class-E reference plane, which is, however, not achievable using any realistic
filter circuit. Moreover, the parasitics need to be considered. Thus, the load-pull
simulation is carried out again to prescribe the optimal harmonic impedances at the
package-plane. Fig. 2.5 depicts the optimal impedances of second and third harmonics
when f0 varies from 1−2 GHz.
As expressed in [69], the second harmonic impedance plays the most important
role in impacting the efficiency of a Class-E PA. Fig. 4.4 shows the simulated load-pull
contours of the second harmonic at 1 GHz and 2 GHz, indicating the tolerable region
of the second harmonic impedance in which high efficiency can be achieved. Fig. 2.7
illustrates the contours of the third harmonic at 1 GHz and 2 GHz, which underlines
that the efficiency is less sensitive to the third-harmonic impedance with a maximum
efficiency-drop of only 10% in the small blue regions.
To sum up, there are two requirements of the matching network for broadband
Class-E PA:
• Provide the appropriate fundamental-frequency impedance across the contin-
uum spectrum of frequencies across the desired bandwidth;
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High Efficiency 
Region, η > ηMax - 5%
High Efficiency 
Region, η > ηMax - 5%
(a) (b)
Contour Step = 5%
Low Efficiency Region, 
η < ηMax - 20%
Low Efficiency Region, 
η < ηMax - 20%
Fig. 2.6. Simulated load-pull contours of the second harmonic
impedance: (a) at 2f0 = 2 GHz, (b) at 2f0 = 4 GHz.
High Efficiency 
Region, η > ηMax - 5%
High Efficiency 
Region, η > ηMax - 5%
ηMax - η ~ 5 – 10% ηMax - η ~ 5 – 10%
(a) (b)
Fig. 2.7. Simulated load-pull contours of the third harmonic
impedance: (a) at 3f0 = 3 GHz, (b) at 3f0 = 6 GHz.



















Fig. 2.8. Common broadband matching networks: (a) small reflection
theory [78], (b)magnetic coupling structure, (c)multi-stage lowpass
ladder network, (d)multi-stage bandpass ladder network.
In the broadband PA design, compromises are always unavoidable in matching
the necessary impedances across the desired bandwidth [77]. Also, as the second
harmonic impedance of the frequency near 1 GHz would be close to the fundamental
matching impedance of 2 GHz, an optimal design within 1−2 GHz is hard to achieve
in practice. Therefore, the presented design strives for achieving optimal results in
the 1.2−2 GHz region.
2.3 Design and Implementation of Input and Output Matching Networks
using Lowpass Topology
2.3.1 Matching Network Topology Selection for Broadband Class-E PA
There are actually numerous circuit topologies to realize broadband matching
such as a 1:n impedance transformer. Fig. 2.8 shows the most common broadband
matching methods, including multiple transmission line sections synthesized using the
small reflection method [78], magnetic coupling network [78], and multi-stage ladder
30
networks. However, the first two networks (Fig. 2.8(a) and 2.8(b)) give the same
impedance for the high-order harmonics as the fundamental one. Thus, they are not
applicable for highly efficient PAs. From the ladder-based networks (Fig. 2.8(c) and
2.8(d)), only the lowpass and bandpass behaviors are useful. However, a conventional
lowpass filter or a conventional bandpass filter do not lead to the optimal behavior
because of the restrictions imposed in their out-of-band behaviors, as is explained in
Fig. 2.9, which do not yield the minimum possible in-band ripple. If these restrictions
are lifted (e.g. steep out-of-band attenuation below the lowest frequency, shown in
Fig. 2.9(b)), a lower ripple can be achieved within the desired bandwidth [79] for a
given number of ladder steps. Consequently, the lowpass matching network approach
instead of conventional filters is selected to realize this broadband Class-E PA.
The lowpass matching network synthesis using a Chebyshev prototype has been
theoretically presented in [79]. However, this presentation only covers the real-to-
real impedance transformer. In this design, the GaN transistor requires an inductive
output impedance as depicted in Fig. 5.3. Therefore, this theoretical method is not
sufficient. In this section, a more practical method for synthesizing a real-to-complex
lowpass matching network is introduced.
2.3.2 Synthesis of the Multi-Stage Lowpass Matching Network
It is well known in filter theory that higher-order designs lead, in general, to
wider bandwidth and steeper stopband attenuation [80]. This is also true to low-
pass matching network design. In the L-band Class-E PA design, the optimal load
impedance actually varies with frequency as illustrated in Fig. 5.3. The real part of
this frequency-varying impedance is around 10 (ZL,1.6G = 10+8j), leading to a trans-
formation ratio of 5:1. To achieve this ratio throughout an octave bandwidth with an
in-band ripple of < 0.1 dB, at least three stages are needed for the lowpass network
as expressed theoretically in [79]. One- or two-stage lowpass matching networks yield

































































Fig. 2.9. Comparison of ADS simulated frequency responses between
(a) conventional lowpass filter, (b) bandpass filter, and (c) lowpass
matching network [79].
a complex number, there are two main steps in the design process that are described
in the following.
1. Step 1: The first step is to design a 5:1 real-to-real Chebyshev lowpass matching
network within the desired bandwidth. A prototype 3-stage 5:1 lowpass trans-
former with a bandwidth of 80% is extracted from [79], as shown in Fig. 2.10(a).










ZL = 5 Ω
(a)
(b)
Fig. 2.10. Three-stage lowpass matching network: (a) prototype, (b)
scaled to the 50-Ω system and 1.6-GHz center frequency.
impedance and 1-rad/s angular frequency [79]. This prototype is scaled to the













where ω′0 and g0 represent the normalized angular frequency and impedance.
Fig. 2.10(b) shows the scaled lowpass matching network with the values of
elements listed in Table 2.2. The simulated results are shown in Fig. 2.11(a),
indicating the frequency response with a double-knot shape around the target
impedance.
2. Step 2: The second step is the post-optimization of the real-to-real transformer
in the first step, which already yields a starting point, in order to form a real-to-
complex transformer. The simplest option is to simply increase L1 to 1.8 nH, as
shown in Fig. 2.11(b). However, this does not yield an optimal result. A CAD
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Fig. 2.11. Simulated input impedance of the three-stage lowpass
matching network: (a) a 1:5 real-to-real Chebyshev transformer, (b)
with a larger L1 optimized for PA output matching.
optimization is needed, in which the input port impedance is set to be 10− j8
(conjugate of the optimal impedance at the center frequency). Each element
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Table 2.2
Parameters of the 3-stage lowpass matching networks for Real-to-Real
and Real-to-Complex Transformations
Elements Real-to-Real Real-to-Complex
C1 7.7 pF 8.4 pF
L1 1.1 nH 1.7 nH
C2 5.2 pF 5.9 pF
L2 2.5 nH 2.2 nH
C3 2.3 pF 2.2 pF
L3 3.7 nH 3.5 nH
of this network is gradually adjusted until a Chebyshev response is observed
(flat in-band S21 and equal-ripple in-band S11). The achieved S-parameters
are shown in Fig. 2.12(a). The input impedance of this optimized matching
network is shown in Fig. 2.12(b). The element values are shown in Table 2.2 in
comparison with the real-to-real case.
2.3.3 Distributed-Element Implementation of the Lowpass Output Match-
ing Network
The most straightforward way to implement the designed three-stage matching
network is to build it with lumped inductors and capacitors as shown in the circuit
schematic (Fig. 2.12). However, given the difficulty in getting high-quality induc-
tors and capacitors at the desired frequency range, the lowpass matching network is
implemented with all-distributed elements in this work.
The inductors are replaced by high-impedance (high-Z) transmission-line sections
and the capacitors are replaced by low-impedance (low-Z) open-circuit stubs. The im-
plementation of the matching network designed in Section 2.3.2 is shown in Fig. 2.13.
Due to fabrication tolerances in our setting, the allowed smallest line width is 20 mil,
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Frequency Swept from 0.1-6GHz





Z      @ 2 GHzOpt.
Z      @1.6GHzOpt.
(b)
Fig. 2.12. Synthesized 3-stage lowpass network for output matching:
(a) simulated S-parameters when using port1 and port2 impedances
of 10− j8 Ω and 50 Ω, (b) simulated input impedance.
which leads to a 96-Ω microstrip line on the 20-mil thick Rogers Duroid 5880LZ PCB
board (εr = 1.96) [81]. Using short-line-approximation theory expressed in [78], the
length of the short high-Z transmission lines are calculated by
ωL  Zlβl ⇒ l  vpL
Zl
(2.10)
where Zl is the characteristic impedance of the line, and β and vp are the propagation














Fig. 2.13. Implemented lowpass output matching network using dis-
tributed elements.







⇒ l = arctan(2ωZcC)
β
(2.11)
where Zc is the stub characteristic impedance, which is 36 Ω in this design.
The above equations (2.10) and (2.11) gives a starting point to run a CAD-based
post-optimization. The parameters of this matching network is optimized using ADS
together with the transistor in order to achieve an optimal Class-E PA performance.
The finalized design of this output matching network is shown in Fig. 2.13. This
matching network is evaluated in advance of the entire PA. Fig. 2.14 shows the sim-
ulated input impedances of this implemented matching network from schematic and
full-wave simulations throughout the band of 1−2.2 GHz, including fundamental,
second and third harmonics. A good agreement between schematic and full-wave
simulations is observed. The fundamental impedance region (red solid-line) indicates
a good matching quality from 1.2−2 GHz, compared to the load-pull results plotted
in Fig. 5.3. It is also seen from Fig. 2.14 that the second-harmonic impedance is
very close to the optimum region shown in Fig. 2.5 when f0 ≥ 1.2 GHz. The third
harmonic impedance moves along the boundary of Smith-Chart, which falls in the






f  ~ 1 - 2.2 GHz
2f  = 2.4 GHz0
0
f  = 2 GHz0
f  = 1.6 GHz0
f  = 1.2 GHz0
3f  = 5.4 GHz0
Fig. 2.14. Fundamental and harmonic impedances of the imple-
mented output matching network between fundamental bandwidth of
1−2.2 GHz, extracted from: (a) schematic simulation, (b) full-wave
simulation.
ever, the efficiency drop due to the third harmonic around f0 = 1.8 GHz is < 10%.
Considering the fundamental and harmonic matching conditions as illustrated in Sec-
tion 2.2, an optimized Class-E operation can achieved from 1.2−2 GHz.
2.3.4 Broadband Input Matching Network Design
The desired input impedance of the GaN transistor is shown in Fig. 5.3(b). This
impedance has a real part varying from 4.5 to 2 Ω and an imaginary part varying
from 3.9 to −3.1 Ω. As the imaginary part has a variable polarity and a small ampli-
tude, this broadband matching problem is considered as a 20:1 real-to-real impedance
transformation (50 Ω to 2.5 Ω) within 1−2.2 GHz. Compared to the case of output
matching, this transformation ratio is much greater, so a four stage lowpass network




















STi4 STi3 STi2 STi1
TLi4 TLi3 TLi2 TLi1
Fig. 2.15. Design and implementation of the input matching net-
work: (a) eighth-order lowpass prototype, (b) implemented circuit
using transmission lines.
The Chebyshev lowpass prototype of a 20:1 impedance transformer with 80%
fractional bandwidth [79], shown in Fig. 2.15(a), is applied and scaled to the desired
frequency band and 50-Ω system-impedance. The implementation of this circuit fol-
lows a similar path to the one shown before for the output matching network using
distributed elements (Section 6.3.2). The final circuit schematic and its parameters
are shown in Fig. 2.15(b). It is important to note that the implemented schmatic
initially yields a 0.65-mm 96-Ω transmission line (TLi2) for implementing g3, imply-
ing that the stubs surrounding this line are too close to each other, leading to an
non-negligible coupling effect. As expressed in (2.10), the length of this line can be
increased by decreasing the impedance. However, a normal higher-impedance trans-
39







 STi1 and STi2
 STi2 and STi3














Fig. 2.16. Investigation of the coupling effect between the closest stubs
using the coupled-line model.
mission line leads to an unbanlanced STi2, because of the different widths of TLi2
and TLi3. Thus, a 1.2-mm tapered line is used here to replace the 96-Ω transmission
line. Simulation using the open-ended coupled-line model is conducted to investigate
the coupling effects between the stubs. Three pairs of the closest stubs of input and
output matching networks are characterized, and the results are shown in Fig. 7.6, in-
dicating a weak coupling of < −30 dB within the desired bandwidth. Fig. 2.17 plots
the matching impedance of this input matching network extracted from schematic
and full-wave simulations, showing a good agreement between them. The simulation
results further demonstrate that the weak coupling effects have no significant impact
on the lowpass matching network. A good coverage of the optimal input impedance
is also observed compared to that shown in Fig. 5.3(b).
2.4 PA Design and Implementation
The Class-E PA is realized by connecting the GaN transistor to the input and out-
put matching networks designed in the above sections. The circuit schematic diagram
of the designed Class-E PA is shown in Fig. 3.7. In the PA implementation, the trans-





Fig. 2.17. Simulated impedance of the implemented input matching


















, 20 nH 
, 0.5 uH 
, 27 nH 
30 pF 30 pF
Fig. 2.18. Circuit schematic of the broadband Class-E PA.
of the transistor, while keeping the same frequency response as the original version.
The gate bias network is realized using a 22-nH inductor (LG1) followed by a 0.5-μH
conical inductor (LG2) together with shunt capacitors presenting ‘short-circuit’ for
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VGS = -1.8 V
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Fig. 2.19. Simulated I−V characteristics of the GaN transistor and
dynamic loadline at its intrinsic drain place when the PA is operating
at 1.2 GHz.
both RF and lower frequency (mega-hertz level). This network is simulated using
realistic models from manufacturers, yielding a large impedance of |ZL| > 2000 at
the giga-hertz level, which can be considered as an ideal open. The drain bias circuit
is realized using a 25-nH inductor with a large current handling capability of 3.5 A
and shunt capacitors. This network presents a simulated impedance of 0.5 + 185j
at 1 GHz and 8 + 400j at 2 GHz, which presents a near open-circuit. Two 30-pF
capacitors are connected at the input and output ports as DC-blocks.
The entire PA is simulated in ADS using the Harmonic-Balance simulator includ-
ing the effects of realistic bias circuits and DC-blocks. Fig. 2.19 shows the simulated
dynamic loadline of the Class-E PA at 1.2 GHz and 15-W output power, indicating
a favorable switching behavior. The density of the circle markers implies the amount
of time that the transistor is operating in different regions. Fig. 3.9 shows the simu-
lated voltage and current waveforms at the intrinsic-drain-plane, when the broadband
Class-E PA is operating at 1.2 GHz, 1.6 GHz and 2 GHz with 15-W output power.
Compared to the ideal waveforms (Fig. 2.1), the simulated results show a similar
42
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Fig. 2.20. De-embedded intrinsic drain waveforms of voltage and cur-





Fig. 2.21. Fabricated circuit of broadband Class-E PA.
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Fig. 2.22. Measured and simulated output power and gain across the
entire bandwidth.
shape and the difference is mainly due to the non-ideal switching effect, which causes
a < 100% drain efficiency.
The PA is fabricated on the Rogers 5880LZ substrate (same as the ones used to
implement the matching networks). Fig. 2.21 shows the fabricated PA mounted on a
copper substrate with connecting screws. The bottom copper plate acts as not only
the ground plane but also as a heat sink. The dimensions of the entire PA testing
board are also given in Fig. 2.21.
2.5 Experimental Results
2.5.1 Continuous-Wave Measurements
The PA is tested using the single-tone continuous wave (CW) signal from 0.9−2.2
GHz with 0.1 GHz step. The transistor gate is biased at the threshold of −3.3 V
in the measurement. The CW signal is generated by an Agilent E4433B signal gen-
erator and boosted by a commercial wideband pre-amplifier (Mini-Circuits, ZHL-
16W-43+, [82]) to provide a sufficiently large driving power of around 31 dBm for
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Fig. 2.23. Measured and simulated harmonics over the entire bandwidth.
the broadband testing. The PA output power is measured using an Agilent E4448
spectrum analyzer. Fig. 4.20 shows the measured and simulated fundamental output
powers from 0.9−2.2 GHz, which are within the range of 10-20 W. The drain bias
voltage (blue-line in Fig. 4.20) applied in CW testing is optimized for PAE. The same
gate and drain bias voltages are applied in the simulation and measurements. The
power gain of this broadband Class-E PA is also plotted in Fig. 4.20, which ranges
from 10−13 dB within the entire bandwidth. The second and third harmonics are
also measured using the spectrum analyzer, which are shown in Fig. 2.23. When
operating below 1.2 GHz, the second harmonic remains significant because it falls in
(or close to) the fundamental bandwidth. From 1.3−2 GHz, the harmonic levels fall
between −40 to −60 dBc as the favorable harmonic impedances are provided by the
output matching network.
Fig. 2.24 shows the PA efficiencies within the entire band obtained from measure-
ments and simulation. The measured PA efficiency is above 80% between 1.2−2 GHz,
which is the bandwidth for the optimal Class-E operation, as discussed in Section 6.3.2
and proved in the above Section 2.4. The maximum measured value is 89% at
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 Optimal Class-E Operation
Fig. 2.24. Measured and simulated drain efficiency within 0.9−2.2 GHz.













Fig. 2.25. Measured and simulated PAE over the entire bandwidth.
1.3 GHz. The measured efficiency is over 60% throughout the overall bandwidth
from 0.9−2.2 GHz. This is the highest average efficiency (∼= 80%) achieved at L-
band for such a wide bandwidth and for this power level today. In order to explain
the gradual drop of efficiency from approximately 80 − 89% to 60 − 70% at < 1.2
and > 2 GHz, we need to consider the matching network performance. Specifically,
the output matching network provides a suboptimal match at the fundamental fre-
quency below 1.2 GHz. Furthermore, as already mentioned, the second harmonic
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Fig. 2.26. Measured output power, gain, efficiency and PAE versus
input power at 1.6 GHz.
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Fig. 2.27. Measured efficiency and output power versus drain bias
voltage at 1.6 GHz.
level is quite high below 1.2 GHz (−15 dBc and −20 dBc for 1 GHz and 1.1 GHz
CW signal respectively). The same is true above 2 GHz except that the 3rd har-
monic becomes more significant, which is possibly due to the self-resonance of the
implemented components. The measured and simulated broadband PAEs are shown
in Fig. 3.12.
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The PA is also characterized under different driving levels to evaluate its dynamic
performance. Fig. 7.14 shows the measured gain, output power, drain efficiency and
PAE at 1.6 GHz while the input power is swept from 15−31 dBm. The gain com-
presses at Pin = 24 dBm and PAE reaches its maximum value at the input power of
30 dBm. The PAE drops from 79% to 23% when the output power decrease from 43.5
to 30 dBm. An improved PA performance at back-off power levels can be obtained by
techniques such as 1) envelope elimination & restoration (EER) transmitters [83, 84]
and 2) burst-mode transmitters [34, 57], which typically apply switch-mode PAs for
their efficient performance at the saturated power level. To prove this, we tested this
PA under different drain bias voltages. Fig. 2.27 shows the maximum measured out-
put power and efficiency versus drain bias at 1.6 GHz. It is seen that a high efficiency
of (> 70%) can be maintained within a large voltage supplying range, indicating that
this PA is especially suitable for the EER/burst-mode transmitters. A maximum
power of 44.5 dBm is found at the bias voltage of 26 V. A dynamic power range of
16.5 dB is achieved with the supply voltage varying from 6−26 V. It is also seen from
Fig. 2.27 that the maximum PAE (79%) is yielded not at the maximum bias voltage
but at lower points of 22−23 V. This phenomenon is also observed in [68, 71]
2.5.2 GSM Modulated-Signal Measurements
To evaluate the PA performance in an actual GSM communication system, this
Class-E PA is tested using a MSK-modulated GSM signal with a modulation symbol
rate of 500 ksps, which has a constant envelop. This GSM signal is generated by an
Agilent E4438C signal generator and is amplified to a sufficiently-large driving level
by the commercial PA already mentioned in Section 3.5.1. The bias condition used
in this modulated measurement is same as that applied in the CW testing. Fig. 2.28
shows the captured output spectrum at 1.7 GHz with an input stimulus of 31 dBm.
Compared to the input spectrums from signal generator and driver PA, the Class-
E PA is almost ‘distortion-free’ for the GSM signal. The Adjacent Channel Power
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Fig. 2.28. Measured output spectrum from the PA, measuring with a
MSK-modulated 500-kHz GSM signal centered at 1.7-GHz.




































Fig. 2.29. Measured PA performance with a power-swept GSM signal at 1.7-GHz.
Ratio (ACPR) is measured at 300 kHz and 500 kHz frequency offsets, as illustrated in
Fig. 2.28. Fig. 2.29 shows the average output power and PAE as well as ACPR1 and
ACPR2 when the input power level is swept from 31 dBm to 16 dBm. Fig. 2.30 shows
the ACPR1 and ACPR2 across the entire bandwidth, which are around −40 dBc and
−50 dBc, respectively. Fig. 2.31 plots the measured PA performance over the entire
bandwidth under stimulus of the GSM signal, including average gain, output power,
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Fig. 2.30. Measured broadband PA linearity characterized under stim-
ulus of a frequency-swept GSM signal.




































Fig. 2.31. Measured broadband PA performance characterized under
stimulus of a frequency-swept GSM signal.
efficiency and PAE, which are very close to the corresponding CW performance as
shown in the above section.
50
3. BROADBAND HARMONIC-TUNED POWER
AMPLIFIER WITH IN-BAND MODE TRANSFERRING
3.1 Introduction
Next-generation wireless communication systems are required to operate at dif-
ferent communication standards/frequency-bands for different applications. An ever-
increasing number of high frequency bands are being included for achieving high data
transmission ratios, such as Long Term Evolution (LTE) and Worldwide Interoper-
ability for Microwave Access (WiMax). Consequently, power amplifiers (PAs) need
to operate efficiently over a broad frequency range often spanning octave-wide band-
widths. Class-E PA mode has been extensively utilized in designing and implementing
broadband PAs [6, 65, 66] due to its fairly simple circuitry and high efficiency. How-
ever, such a switch-mode operation fails at high frequencies (see Class-E theoretical
limitation [69, 73]), as its parallel capacitor cannot be fully charged or discharged to
support the ideal drain waveforms, leading to an efficiency degradation [85].
Harmonic-tuned PA modes, including Class-F and inverse Class-F, have been the
leading candidates for realizing high efficiency PAs at higher frequencies. These PA
modes require multiple accurate harmonic terminations to present to the transistor,
enforcing non-overlapped waveforms of drain voltage and current with either square
or half-sinusoidal shapes. As a result, they usually have very narrow instantaneous
bandwidths in their frequency responses. To extend the operational bandwidth, ad-
vanced harmonic-tuned PA modes have been proposed and demonstrated recently,
known as Class-J [4, 27], continuous Class-F [23, 24], and continuous inverse Class-
F [25, 26]. These extended PA modes alleviate the precise harmonic requirements
of the standard ones by offering multiple impedance solutions that can be dynami-
cally distributed over the desired bandwidth, while maintaining the expected output
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power and efficiency. The harmonic requirements can be further relieved by the non-
linear output capacitor of the transistor, which assists to shape the output voltage
waveform [28, 31, 86].
To date, several broadband PAs have been developed using the continuous PA
mode with very efficient performances [28, 29], i.e., > 70% average efficiencies over
> 50% bandwidths. However, it is worth noting that these reported PAs are designed
within fairly low frequency bands with center frequencies lower than 2 GHz, and they
operate in an approximated continuous Class-F mode due to the difficulty in control-
ling both second and third harmonics simultaneously across a substantial bandwidth.
Higher frequency designs with ≥ 80% efficiency require optimally-tuned second and
third harmonic impedances besides the fundamental one [52,87]. In turn, it is of great
importance to find an approach to properly control the second and third harmonics
for designing and realizing broadband harmonic-tuned PAs. To accomplish this, the
selection of PA mode needs to be considered together with the matching network
realizability.
In [88], we have proposed and experimentally demonstrated a broadband harmonic
tuning method for PA design based on in-band mode transferring, which is developed
from a dual-band PA design [89]. This chapter significantly expands our previous
work presented in [88]. First, the design concept is extended from mode-transferring
between Class-F and Class-F−1 to a more general case of continuous Class-F and
continuous Class-F−1. We also show that this generalization greatly enhances the
broadband PA design space and underlines that the design in [88] is a special case
of the more general one presented here. Second, the PA design in [88] is further
optimized achieving a higher measured efficiency over the entire frequency range,
e.g., up to 5% improvement at the higher half band. Third, modulated-evaluation
results are presented in this chapter with a 0.3-MHz bandwidth QAM-modulated
signal, showing a good potential of this PA for application in practical communication
systems.
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3.2 Harmonic-Tuned Power Amplifier Theory
3.2.1 Standard Class-F/F−1 PA Modes
The standard Class-F PA is developed from the Class-B PA mode by loading
the active device output with proper terminations at its fundamental and harmonic
frequencies [90]. The half-sinusoidal current waveform, formed by the Class-B bias
condition, has the following expression:
iF(θ) = Ipeak cos θ − π/2 < θ < π/2
= 0 − π < θ ≤ −π/2, π/2 ≤ θ ≤ π (3.1)











cos 2θ − 2
15π
cos 4θ + · · · . (3.2)
The output matching network (filter) is required to provide open-circuit termina-
tions at odd harmonics and short-circuit terminations at even harmonics, as shown
in Fig. 3.1. Thus, a square voltage waveform is shaped which has no overlap with
the half-sinusoidal current, leading to a theoretical 100% efficiency. In practice, har-
monic control is usually conducted up to the third order, as further harmonic control
yields limited efficiency improvement but significantly increased implementation dif-
ficulty. Thus, the normalized voltage waveform of a Class-F PA with a finite number
of harmonic terminations can be expressed as [4]








The above equation is able to deliver a 90.7% efficiency at the maximum power level.
The voltage and current waveforms of the standard Class-F PA mode are plotted in
Fig. 3.2(a), indicated by the red (voltage) and black (current) curves.
Inverse Class-F PA mode is the dual of Class-F mode. It exploits dual har-
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Fig. 3.1. Class-F and inverse Class-F PA topology with ideal second
and third harmonic terminations.
odd-harmonic loads, as shown in Fig. 3.1. This forms a square-wave current and
half-sinusoidal-wave voltage, which can also lead to a theoretical 100% efficiency. In
the practical case of controlling three harmonics, the voltage waveform is shaped by
second-harmonic peaking [26]:







while the current waveform takes the form of
iF−1(ϑ) = iDC − i1 cosϑ+ i3 cos 3ϑ, (3.5)
where iDC = 0.37, i1 = 0.43, and i3 = 0.06 [25]. The voltage and current waveforms
of the standard inverse Class-F PA are plotted in red and black, respectively, in
Fig. 3.2(b).
3.2.2 Continuous Class-F/F−1 PA Modes
Recent investigations into continuous PA modes have demonstrated that the con-
stant open- and short-circuit conditions are not unique solution for achieving optimal
54
efficiency and output power. For the continuous Class-F mode, the voltage waveform
in (3.3) can be extended by multiplying a defining term, given by [24]







cos 3θ)× (1− γ sin θ). (3.6)
The case γ = 0 corresponds to the standard Class-F mode. The range of possible γ
values must result in an absolute positive value of the second bracket and thus the
value of vCF(θ) in (3.6), as zero-crossing or negative voltage causes interaction with
the knee region and thus reduced efficiency [24]. Therefore, γ may vary from −1 to
1, leading to a family of voltage waveforms that offers a continuous design space with
constant output performance, as shown in Fig. 3.2(a).
Similarly, the inverse Class-F (Class-F−1) mode can also be extended to continuous
Class-F−1 mode by modifying the current waveform as follows [26]:
iCF−1(ϑ) = (iDC − i1 cosϑ+ i3 cos 3ϑ)× (1− ξ sinϑ). (3.7)
Successful operation of this PA mode requires non-zero crossing current waveform,
indicating a possible range of ξ from −1 to 1 [26]. Thus, a new family of current
waveforms is formed, as plotted in Fig. 3.2(b). A standard Class-F−1 mode is formed
when ξ = 0.
These continuous PA modes can be realized over the target bandwidth by apply-
ing the required harmonic impedances for the different γ or ξ values, which can be




where n represents the order of harmonic component. Here, we define Ropt as the
optimum impedance of the standard Class-B mode with all harmonics short-circuited,



























































 ξ = 0.5 ξ = 0  ξ = 1 ξ = -1  ξ = -0.5
Fig. 3.2. Theoretical voltage and current waveforms: (a) continuous
Class-F for −1 ≤ γ ≤ 1 (0.1 of steps), (b) continuous inverse Class-F
for −1 ≤ ξ ≤ 1 (0.1 of steps).
For the continuous Class-F mode, harmonic impedances are calculated using equa-






























Fig. 3.3. Calculated first three harmonic loads: (a) continuous Class-
F in the impedance chart (Z0 = Ropt), (b) continuous inverse Class-F
in the admittance chart (Y0 = Gopt).
The calculated harmonic loads of continuous Class-F mode with −1 ≤ γ ≤ 1 are
plotted in the Smith charts shown in Fig. 3.3(a). The harmonic loads of continuous
inverse Class-F PAs are obtained in a similar manner by substituting (3.4) and (3.7)






Y2,F−1 = −jGopt2(i1 + i3)ξ,
Y3,F−1 = ∞. (3.11)
where Gopt = 1/Ropt. The calculated harmonic loads of continuous Class-F
−1 mode
are shown in Fig. 3.3(b) with −1 ≤ ξ ≤ 1.
A broadband PA with single continuous Class-F or F−1 mode faces two major
challenges. First, it is difficult to fit the matching network’s impedance frequency
response to the needed variation of the target loads with respect to γ or ξ. Second,
it is practically very difficult to have the third harmonic located at a constant point
as it is ideally desired i.e., open circuit for continuous Class-F or short circuit for
continuous Class-F−1. However, it is noted from Figs. 3.3(a) and (b) that a combined
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utilization of these two continuous PA modes actually yields a further expanded design
space. Also, by properly selecting the partial ranges of γ and ξ, it can be easier to fit
the target loads to the matching network behavior.
3.3 Broadband Harmonic-Tuned PA Design using Mode-Transferring
3.3.1 Realization of Mode-Transferring using Multi-Stage Lowpass Match-
ing Network
A proper matching network (MN) is the key enabler for realizing broadband PAs.
Recently, multi-stage low-pass topologies implemented using transmission lines (TLs)
have been utilized for designing broadband high-efficiency PAs [6, 28, 33]. Design
of such a complicated network requires network synthesis, which can be conducted
using real-frequency method [28,33,67] or methods based on low-pass filter prototypes
[6]. Fig. 3.4(a) shows a typical three-stage low-pass filter-matching-network and its
illustrative frequency response. In this network, inductors are implemented by high-
impedance TLs and capacitors by low-impedance open-circuit stubs (STs). As shown
in Figs. 3.4(b) and (c), a well-synthesized low-pass matching filter can provide the
fundamental matching over the desired bandwidth (octave band in this research),
corresponding to the filter pass-band. The harmonic frequencies fall in the stop-
band of this low-pass filter while harmonic impedances are located at the edge of
Smith-Chart as the stop-band ideally yields a reflection coefficient of Γ = 1.
It is important to highlight that fitting the MN behavior to the target impedances
of the continuous Class-F and F−1 modes does not require the entire ranges of γ
and ξ. In particular, −0.8 ≤ γ ≤ 0.2 and −0.2 ≤ ξ ≤ 0.8 are preferable for per-
forming the fundamental impedance matching using this low-pass topology, indicated
in Figs. 3.4(b) and (c). As for the specific stop-band impedance trajectory of this
network, the continuous F−1 mode and continuous Class-F mode are expected to be























































Fig. 3.4. Matching scheme: (a) multi-stage TL-implemented lowpass
matching network and its frequency response, (b) matching over the
lower half band (continuous Class-F−1 mode), (c) matching over the
upper half band (continuous Class-F mode). ∗Zn,MN indicates the
matching network impedance at the nth harmonic frequencies.
For the lower half band, the second harmonic impedance of the matching net-
work (Z2,MN, yellow-highlighted) tracks the target second harmonic impedance of
continuous Class-F−1 mode (Z2,F−1), as shown in Fig. 3.4(b). Meanwhile, the third
harmonic impedance (Z3,MN, green-highlighted) of this band is located in the area
indicated in Fig. 3.4(b), covering the short-circuit (S.C.) point. Therefore, an exact
continuous inverse Class-F mode can be realized at a frequency f1 within the lower
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half band which has a short-circuit Z3,MN. As the frequency increases to the upper
half band, Z2,MN, highlighted in purple in Fig. 3.4(c), moves clockwise and fits the
target second harmonic impedance of continuous Class-F mode (Z2,F), while Z3,MN
covers the blue-highlighted region. Thus, an optimized continuous Class-F mode is
realized at f2 within the upper half band, whose third harmonic impedance is located
at the open-circuit (O.C.) point. For the rest of the band other than f1 and f2, both
the fundamental and second harmonics are both properly terminated while the third
harmonic is located along the edge of Smith chart, so a high efficiency can be still
maintained [24].
Our previous design in [88] can be considered as a special case of this mode
transferring between the continuous Class-F−1/F modes. Fig. 3.4(a) underlines that
f1 and f2 are almost located at around the middle points of the lower and upper half
bands, respectively. Thus, they follow approximately the dependence of f1 ≈ 2/3f2.
Also, Z2f1,MN can be very close to the O.C. point, as implied in Figs. 3.4(a) and (b).
Therefore, a standard inverse Class-F PA is formed at f1 and a standard Class-F
PA at f2, as is the case of [88]. With the combined utilization of continuous PA
modes, the design space is greatly enlarged, while the target Z2,F−1 and Z2,F can be
automatically distritbuted to the MN’s stop-band as indicated in Figs. 3.4(b) and
(c). Thus, in this design the priority will be given to the the fundamental impedance
matching.
3.3.2 Transistor Modeling and Characterization
The initial target frequency range is an octave band from 1.5−3 GHz. Therefore,
a DC−6-GHz 10-W Cree GaN transistor (CGH40010F) is used as the active device to
experimentally demonstrate this design concept. As the theoretical PA mode analysis
refers to the intrinsic drain plane (I-generation plane), the parasitics of the transistor
need to be carefully modeled. This device consists of a CGH60015D bare chip and






































Fig. 3.5. Transistor modeling and characterization: (a) equivalent-
circuit model of CGH40010 showing the parasitics, (b) simulated
impedances at f1 = 1.8 GHz and f2 = 2.7 GHz, (c) extended
impedance ranges of continuous Class-F/F−1 modes.
bare-chip model and the package model, which are provided by the manufacturer [74].
Compared to the packaged-transistor model, this combined model makes it easier to
set up harmonic conditions in the load-pull characterization. The typical equivalent-
circuit model of this transistor is shown in Fig. 3.5(a), indicating the intrinsic and
package parasitics.
In this design, f1 and f2 are set to around the center points of the upper and
lower half bands, respectively, given by f1 = 1.8 GHz and f2 = 2.7 GHz. First, the
desired fundamental impedances for inverse Class-F and Class-F modes are extracted
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from load-pull simulations using Agilent Advanced Design System (ADS) [76]. The
simulated impedances at the intrinsic drain plane are purely resistive as plotted in
Fig. 3.5(b), which represent the real parts of ZF and ZF−1(= 1/YF−1) in equations
(3.10) and (3.11). Such impedances are transferred from the intrinsic-drain plane to
the package plane at f1 and f2, respectively, shown in Fig. 3.5(b), yielding a reference
for the output matching network design. Subsequently, the simulated impedances
are further extended to the continuous Class-F−1 and Class-F modes using equations
(3.10) and (3.11), as shown in Fig. 3.5(c).
3.3.3 Output Matching Network Design
The design and implementation of the low-pass matching network have been stud-
ied in detail in [6]. This design follows a similar procedure, which mainly takes three
steps.
1. Ideal-Network Synthesis : A three-stage low-pass prototype is extracted from
[79], which forms an octave-bandwidth impedance transformer with 4:1 trans-
formation ratio. Then, the prototype is scaled to the desired frequency and 50-Ω
reference impedance. Further, the real-to-real impedance transformer is trans-
formed to a real-to-complex one referred to the extracted ZL,Pack. in Fig. 3.5(b)
using ADS optimizer.
2. Implementation using Transmission Lines: The synthesized ideal network is
implemented using transmission lines. In this design, the inductors are realized
by high-impedance TLs, while the capacitors are replaced by low-impedance
open-circuit stubs (STs). For implementation on a Rogers 5880 PCB substrate
[81], the width of TLs and STs are 20 mil and 90 mil, considering the fabrication
tolerance and dispersive effect. The corresponding TL and ST impedances are
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Fig. 3.6. Output matching network design: (a) circuit topology, (b)
matching network impedance, (c) achieved impedance at intrinsic
drain plane.
3. Post Optimization: To realize the desired transferring PA mode, the imple-
mented OMN is connected to the parasitic model of the transistor to obtain
the impedance at the intrinsic-drain plane, as shown in Fig. 3.6(a). This means
that the parasitic network now becomes a part of the OMN. The length of each
TL section is finely tuned to properly align the OMN impedance trajectory to
the target impedances at both the fundamental and harmonic frequencies. The
tuned OMN is finally optimized together with the actual transistor model to
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achieve maximum efficiency. The finalized lengths of TLs and STs are indicated
in Fig. 3.6(a).
Figs. 3.6(b) and (c) show the fundamental, second- and third-harmonic impedances
at the package plane (ZOMN) and intrinsic-drain plane (ZOMN,D), respectively. It can
be seen in Fig. 3.6(b) that the implemented OMN yields the desired fundamental
matching over the target bandwidth, since the impedance is very close to the optimal
points at f1 and f2. At the intrinsic drain plane, as shown in Fig. 3.6(c), the funda-
mental impedance, provided by the OMN, fits well with the target ZF−1 and ZF with
−0.2 < ξ < 0.8 and −0.8 < γ < 0, respectively. The second harmonic impedance
also tracks well with the target Z2,F−1 and Z2,F with the same ranges of γ and ξ.
The third harmonic impedance moves across the O.C. and S.C. points as expected.
Specifically, an exact continuous Class-F−1 mode is realized at f1 ≈ 1.8 GHz, while
an optimal continuous Class-F mode is realized at f2 ≈ 2.8 GHz (slightly higher than
the initial value). The impedance at 3f1 (≈ 2f2) is designed to be slightly capacitive
(≈ 0 + 10j) as it leads to a higher efficiency than the pure-zero impedance [91]. This
could be due to the non-linear behavior of CDS.
3.4 PA Implementation
3.4.1 PA Design and Fabrication
In [88], the input matching network is implemented with a multi-section transmis-
sion line transformer. In this work, the input matching network is re-designed with
a low-pass topology, which is less area-consuming. A four-stage lowpass prototype is
extracted from [79], as the input matching requires a larger impedance transforma-
tion ratio than the output one. This network is then implemented with transmission
lines, same as the ones in the output network. The schematic is shown in Fig. 3.7,
indicating the input circuit topology and parameters of each TL sections.
The entire PA is implemented by connecting the transistor to the designed input
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Fig. 3.7. Circuit schematic of the broadband harmonic-tuned PA.
sions of TLi1 and TLo1 are slightly adjusted to fit the package pads of the transistor,
while maintaining the matching-networks’ performance. The biasing networks are
realized by a 17-nH inductor and a 30-pF bypass capacitor. The PA is fabricated on
a Rogers 5880 substrate and is mounted on a copper fixture, as shown in Fig. 7.15.
The footprint of the fabricated PA is 60× 43 mm2. Compared to the previous design
in [88], this design has a more compact circuit with a size reduction of larger than
30%, which is mainly due to the re-designed input matching network.
3.4.2 Waveform Engineering
The entire PA model is established in ADS and simulated using the Harmonic-
Balance simulator. Figs. 3.9(a)−(c) show the simulated voltage and current wave-
forms at the intrinsic-drain-plane, when the broadband PA is operating at 1.8 GHz,
2.3 GHz and 2.8 GHz with a 10-W output power. Fig. 3.9(a) depicts a standard inverse
Class-F PA waveform with half-sinusoidal voltage and quasi-square-wave current,
which is basically due to the specific harmonic conditions applied at this frequency.





Fig. 3.8. Fabricated PA circuit.
Compared to the ideal waveform shown in Fig. 3.2(b), this waveform corresponds ap-
proximately to ξ = −0.8. A continuous Class-F waveform is obtained at 2.8 GHz, as
shown in Fig. 3.9(c). This waveform corresponds to the case of a slightly negative γ,
as indicated by the ideal waveforms in Fig. 3.2(a). This is the result of the harmonic
condition applied at f2 (Fig. 3.6(c)).
3.5 Experimental Results
3.5.1 Continuous-Wave Evaluation
The PA is first tested under the stimulus of a single-tone continuous wave (CW)
signal swept from 1.3−3.3 GHz with 0.1-GHz step. The transistor gate is biased
at the threshold of −3.3 V. The drain bias voltage is set to the value that leads to
the optimal power added efficiency (PAE) in the testing, which varies at different
frequencies, as shown in Fig. 3.10. The CW signal is generated by an Agilent E4433B
signal generator and boosted by a commercial driver amplifier (Mini-Circuits, ZHL-
16W-43+, [82]) to provide a sufficient input power of up to 30 dBm for the broadband

































































Fig. 3.9. De-embedded intrinsic drain waveforms of voltage and cur-
rent from ADS simulation: (a) at 1.8 GHz (standard inverse Class-F),
(b) at 2.3 GHz (continuous inverse Class-F), (c) at 2.8 GHz (contin-
uous Class-F).


























Fig. 3.10. Measured output power and the optimal drain bias point
across the entire bandwidth.
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Fig. 3.11. Simulated and measured efficiency over the entire bandwidth.





























Fig. 3.12. Measured PAE and gain across the entire frequency range.
Fig. 3.10 shows the measured fundamental output power from 1.3−3.3 GHz, which is
around 10 W across the entire frequency band.
Fig. 3.11 shows the measured and simulated efficiency within the entire frequency
range. The efficiency curve has two local maxima at f1 = 1.8 GHz and f2 = 2.8
GHz with ≥ 80% values, corresponding to the optimal continuous inverse Class-
F and Class-F modes (second and third harmonics conditions are both satisfied),
respectively. The overall measured efficiency is from 60%−84% with an average value
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Table 3.1
State-of-the-Art Broadband High-Efficiency PAs
Ref. Class BW (GHz, %) Pout(W) DE(%) AE(%) FE
∗
[6] E 0.9−2.2, 84 10−20 63−89 76.5 85.3
[27] J 1.4−2.6, 60 9−11 60−70 65.0 77.2
[28] CF 1.45−2.45, 51 11−17 70−81 75.5 89.2
[29] CF 0.55−1.1, 66 8−13 55−80 74.0 70.5





1.3−3.3, 87 10−11 60−83 72.7 89.5
CF: continuous Class-F, CF−1: continuous inverse Class-F, DE: drain efficiency, AE:
average efficiency.
∗ FE denotes the frequency-weighted efficiency, AE/(%) × center
frequency/(GHz)0.25, similar to the metric used in MTT-5 student PA design
competition.
† The design is based on a bare-chip transistor.
of around 73%. Simulation agrees well with the measurement for the majority of the
band, while a small difference occurs around the frequency point of mode-transition
(see Fig. 3.11). This is mainly due to inaccuracies in the modeling and fabrication.
To extract the PAE, the power gain of the PA is considered and measured, which
ranges from 10−13 dB within the entire bandwidth as shown in Fig. 3.12. A PAE of
56% to 79% is measured.
This design exhibits a state-of-the-art PA performance compared to the contem-
porary broadband PA results published recently, listed in Table 7.1. A frequency-
weighted average efficiency (FE) is introduced here to evaluate the PA efficiency














































































Fig. 3.13. Measured PA performance versus input power at (a) 1.8
GHz, and (b) 2.8 GHz.
competition and [86]. It can be seen from Table 7.1 that this work, in particular, ex-
hibits the widest fractional bandwidth and the highest frequency-weighted efficiency.
We attribute this excellent performance to the combined utilization of two continuous
PA modes, while other works are all based on a single mode.
The PA is also characterized under different driving powers to evaluate its dynamic
performance. Figs. 7.14(a) and (b) show the measured gain, drain efficiency and
PAE versus input power at 1.8 and 2.8 GHz, respectively. The gain compresses at
Pin = 22 dBm and Pin = 28 dBm for these two frequencies, corresponding to the
maximum PAE values. It is also seen from Figs. 7.14 that > 50% efficiency can
70






























Fig. 3.14. Measured broadband PA performance characterized under
stimulus of a frequency-swept 16QAM signal.
be maintained within 5-dB of output power back-off, indicating a good potential for
amplifying amplitude-modulated signals.
3.5.2 Modulated Evaluation
To evaluate the PA performance in an actual communication system, the imple-
mented PA is tested with a 16 quadrature-amplitude-modulation (16QAM) signal
with a symbol rate of 300 ksps, which has peak-to-average power ratio of around
7-dB. This 16QAM signal is generated by an Agilent E4438C signal generator and
is amplified to a sufficient driving level by the commercial PA used in Section 3.5.1.
Also, the biasing condition used in this measurement is the same as that in the CW
evaluation. The measured PA performance over the entire frequency band is shown
in Fig. 3.14, indicating an average output power of around 36-dBm, average gain of
around 10-dB, and average efficiency of 30−48%. These curves have similar shapes
with the corresponding CW results as shown in the above section.
Fig. 3.15 plots the measured output spectrum at 2.8 GHz with an average input




















Fig. 3.15. Measured output spectrum under stimulus of a 300-kHz
16QAM signal at 2.8 GHz.
measured at 150 kHz frequency offset. Compared to the input spectrum, the spectrum
regrowth only leads to an ACPR increase of 13 dB at this frequency, indicating a good
linearity performance of this PA. The system-level linearity performance of this PA
is measured using a real-time spectrum analyzer (Tektronix RSA3408A). Fig. 3.16
presents the measured error vector magnitude (EVM) and ACPR across the desired
bandwidth, showing an overall EVM of 3−9% and ACPR of between −36 and −20
dBc. Improved linearity is observed for the upper half band, which could be due to
the mitigation of transistor’s switching behavior at higher frequencies.
Subsequently, the PA is tested with a power-swept QAM signal (from 19 to 28
dBm). Fig. 3.17 shows the measured average output power, gain, and efficiency with
respect to the input power. The gain compression point is around 26-dBm of input
power, while the maximum efficiency of 50% is achieved at input power of 28-dBm.
Fig. 3.18 shows the linearity performance of the PA versus input power. EVM and
ACPR are at very low levels for small Pin (EVM < 4.2%, ACPR < −33 dBm), and
they increase sharply with input power when Pin ≥ 24 dBm. It can be seen from
72




















Fig. 3.16. Measured EVM and ACPR over the entire bandwidth.





























Fig. 3.17. Measured PA performance with a power-swept input stimulus.
Figs. 3.17 and 3.18 that optimal input power is around 25-dBm for a QAM signal
that yields a good balance between efficiency and linearity.
3.6 A 3.1-GHz Class-F Power Amplifier with 82% Power-Added-Efficiency
In this section, a single-band harmonic-tuned PA is reported. Specifically, it
presents the first high-frequency, multi-harmonic-controlled (>3), Class-F power am-
plifier (PA) implemented with a packaged GaN transistor. For PA design at high
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Fig. 3.18. Measured EVM and ACPR versus input power.
frequencies, parasitics of a packaged transistor significantly increase the difficulty of
harmonic manipulation, compared to low-frequency cases. To overcome this issue,
we propose a novel design methodology based on a three-stage, low-pass, output
matching network, which is realized with transmission lines. This network provides
optimal fundamental impedance and allows harmonic control up to the fourth order
to enable an efficient Class-F behavior. The implemented PA exhibits a state-of-the-
art performance at 3.1 GHz with a 82% PAE, 15-dB gain, and 10-W output power,




A 10-W GaN HEMT device, Cree CGH40010F, is used in this PA design. It con-
sists a bare GaN chip of CGH60015DE and the respective package. The equivalent
circuit model of this packaged transistor is plotted in Fig. 3.19(a), showing the par-
asitic components and their values. The modeling is conducted using a combination






































Fig. 3.19. (a) Illustrative PA schematic with the equivalent-circuit
model of CGH40010F. (b) Simulated PAE versus phase of the unity-
magnitude fourth-harmonic reflection coefficient.
ufacturer. In an actual PA design, the parasitic network needs to be carefully treated
because the output matching network is directly connected to the package, as shown
in Fig. 3.19(a).
In this PA design, the harmonic manipulation is performed up to the fourth order.
The effect of the fourth harmonic impedance on PA efficiency is extracted from load-
pull simulation, in which optimized Class-F terminations have already been set at f0,
2f0, and 3f0. Fig. 3.19(b) shows the PAE versus the phase variation of the fourth
harmonic reflection coefficient, indicating a ≈3% of PAE difference when it passes
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Fig. 3.20. Circuit schematic of the Class-F PA with relevant dimen-









Post Optimization with PA
Fig. 3.21. Procedure for designing the output matching network.
Class-F PA Design
Recently, multi-stage low-pass filter-matching-networks have been extensively uti-
lized for realizing broadband high-efficiency PAs [6,7]. In such designs, the fundamen-
tal and harmonic matchings are performed with the filter’s pass-band and stop-band,
respectively. If applying this lowpass network to a narrowband design, there can be
sufficient degrees of freedom for conducting accurate multi-harmonic control in order
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Fig. 3.22. Impedance of the entire output circuit (parasitics + OMN),
representing ZL,Drain: (a) initial 3-stage lowpass network, (b) bias
line included. (c) Simulated waveforms of voltage and current at the
intrinsic-drain plane.
to result in a high-efficiency operation around a single frequency. In this design, the
output matching of the Class-F PA is performed using a three-stage lowpass topology,
because it yields a good trade-off between design freedom, stop-band attenuation, and
insertion loss [6]. Fig. 3.20 shows the entire circuit schematic of the PA, including
input and output matching circuits.
The flow chart of designing and realizing the output matching network is illus-
trated in Fig. 3.21. It mainly takes four stages. First, a three-stage lowpass-filter
(LPF) transformer prototype is extracted, modified (from real-to-real to real-to-
complex), and scaled using the approach presented in [6]. Second, this determined
prototype is implemented using respective transmission lines (TLs). Specifically, the
capacitors are replaced by low-impedance open-circuit stubs, and inductors by high-
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impedance short TLs, as shown in Fig. 3.20. The load impedance at the I-generation
plane (ZL,Drain) is obtained by connecting the parasitic network to the OMN, as shown
in Fig. 6.7(a). Third, a high-impedance, short-ended bias-line with properly selected
length is connected to the implemented lowpass MN, which assists to perfect the
fundamental and harmonic impedances. At this stage, an iterative CAD-based op-
timization can be conducted until the exact matching condition is met. Finally, a
post-optimization is performed together with the transistor in order to achieve the
highest PA performance. The final design parameters of the output matching network
are listed in Fig. 3.20, while its impedance trajectory is shown in Fig. 6.7(b). The de-
sired Class-F load condition is obtained as indicated by the intrinsic-drain impedance
(ZL,Drain) in Fig. 6.7(b). The second harmonic impedance is set to slightly capacitive
for achieving the highest PAE, mainly due to the non-linear behavior of the output
capacitor CDS [92]. The insertion loss of the entire OMN is around 0.1 dB obtained
from full-wave simulation.
In terms of the input matching, an optimal source impedance of 6.8− j10 at f0 is
provided by the input network shown in Fig. 3.7(a). The harmonics are all shorted
mainly due to the large gate-source capacitance of the transistor (CGS≈5pF). A 250-
Ω resistor is connected to the bias line as a stabilizer. The entire circuit schematic
is simulated using ADS Harmonic-Balance simulator. The de-embedded current and
voltage waveforms at the intrinsic-drain plane are shown in Fig. 6.7(c), indicating an
explicit Class-F behavior of the designed PA.
3.6.2 PA Implementation and Experimental Results
The designed PA is fabricated on a Rogers 5880 PCB board, and it is mounted
on a copper fixture using screws. Fig. 3.23 shows the fabricated PA circuit and
board dimensions. Fig. 5.17 shows the small-signal frequency response of the PA
with a drain voltage of 28 V and quiescent current of 50 mA. In the large-signal





Fig. 3.23. Fabricated PA circuit.

















Fig. 3.24. Measured and simulated small-signal gain of the implemented PA.
point (−3.3 V) for a maximized PAE. The PA is first tested with a power-swept
continuous-wave (CW) input signal at 3.1 GHz. Fig. 6.23(a) shows the measured
PA performance with respect to input power, including efficiency, PAE, gain, and
output power. It can be seen that the gain starts to compress at Pin ≈ 23 dBm.
The highest PAE of approximately 82% occurs at a Pin of around 25 dBm, with
a corresponding Pout of 40 dBm, gain of 15 dB, and drain efficiency of 85%. The
simulated results are also plotted in Fig. 6.23(a) for comparison, exhibiting a very
good agreement with measurements. Subsequently, the frequency of the input signal
is shifted around 3.1 GHz with a span of 0.6 GHz. The measured PA performance is
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Fig. 3.25. (a) Measured and simulated PA performance versus input
power at 3.1 GHz. (b) Measured PA performance at various frequen-
cies.
shown in Fig. 6.23(b), indicating that a > 70% PAE can be maintained from 3−3.2
GHz. The 3-dB bandwidth is around 350 MHz.
The measured results compare favorably to the state-of-the-art Class-F/F−1 PAs
with the highest frequency-weighted efficiency (ηFreq.), as summarized in Table 3.2. A
recently-reported saturated PA [92] presents a slightly higher ηFreq., but it is based on
a GaN device with lower power of 6 W. It is important to highlight that this design
methodology does not rely on the bare-chip transistor with minimized parasitics,




Performance Comparison of Reported State-of-the-Art Power Ampli-
fiers using a GaN Device
Refs. Class f(GHz) G(dB) P (W) PAE(%) η∗Freq.
2007 [93]† F 2.0 13 17 85 101.1
2008 [94] F 2.14 15 10 70.9 85.9
2009 [61]† F−1 3.5 12 11 78 106.7
2010 [95]† F−1 2.15 18 8.2 84 101.6
2012 [92] Saturated 3.5 17 6.9 80.1 109.1
This work F 3.1 15 10 82 108.8
∗ ηFreq. denotes the frequency-weighted efficiency, PAE × (GHz)0.25, in MTT-5 stu-
dent PA design competition.
† The design is based on an unpackaged transistor chip.
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4. BROADBAND LOAD-LINE ADAPTIVE POWER
AMPLIFIER
4.1 Introduction
Traditional high-efficiency power amplifiers are usually designed and implemented
based on switch-mode (Class-D and E) and harmonic-tuned topologies (Class-J, F
and F−1), which, however, operate efficiently only at high saturation-levels. Never-
theless, modern bandwidth-efficient communication signals usually have high peak-to-
average-ratios (PARs). Thus, in these systems, PAs tend to work in significant power
backoffs, leading to degradations of average-efficiencies. Several techniques have been
proposed and demonstrated to improve the efficiency at power back-offs, such as
dynamic power supply [96, 97], Doherty power amplifiers [98, 99], and out-phasing
method [100]. However, extra amplifiers are required in those methods, leading to
extra loss, size issues and increased circuit complexity. Comparatively, dynamic load
modulation (DLM) has been proposed and demonstrated as an effective substitu-
tion [51, 52, 55, 101, 102]. It utilizes tunable output matching networks (OMNs) with
passive tuning components that consume negligible DC power and can be designed
as a part of the OMN. Moreover, the DLM technique has also been demonstrated at
transmitter-level [53,54], where the varactor-based matching network is controlled by
the baseband signal, generated and pre-distorted by the DSP module.
Moreover, more and more frequency bands and spectrum allocations are being
involved in the wireless communication system. Also, the effective bandwidth of
the communication signals, such as WCDMA, LTE and WiMax, can be as wide as
20 MHz. Therefore, there is a pressing need to extend the frequency performance
of traditional high-efficiency PAs. Recently, several static design methodologies [6,
27, 67, 68] have been proposed to address this problem, achieving high efficiencies
82
(> 60%) across octave-level bandwidths. Nevertheless, such high efficiencies are only
achieved at maximum power levels, which drop significantly at the power back-offs,
e.g., around 20% at 10-dB back-off in [6, 68].
It is also important to note that most of the current DLM PAs/transmitters
are designed for single-band operation [52, 53, 102], due to the complication of the
varactor-based DLMmatching. A multi-band design has been demonstrated using the
approach [101], but the peak efficiency and power are fairly low (∼= 50%, 28 dBm). In
this research, we perform DLM over an octave bandwidth while maintaining the same
level of peak efficiency and power as those achieved in static designs [6, 27, 68]. This
adaptive PA design is based on a commercial GaN HEMT and diode varactors with a
high breakdown voltage are used as the tuning element. The tunable output matching
network is designed using a combination of a tunable series LC resonator and a
fixed multi-stage lowpass filter-transformer. This tunable matching network provides
not only the optimal fundamental impedance according to various power levels and
frequencies, but also very favorable harmonic impedances. Moreover, only one tuning
element is used in this DLM-PA topology, yielding simpler controlling scheme and
lower insertion loss, compared to those which use multiple varactors/switches [55,101,
102]. Using the proposed topology, the DLM PA in this paper presents the optimized
performance over a bandwidth of 1−1.9 GHz (62%) with a peak power of around
10 W, efficiency of 64%−79% at the peak power level, and 30%−45% efficiency at
10-dB power back-off.
4.2 Broadband Dynamically-Load-Modulated Power Amplifier
4.2.1 Extending the Bandwidth of DLM PA
Fig. 4.1(a) schematically illustrates a typical DLM transmitter [52, 54], which
consists of a static PA and a tunable matching network (TMN). The PA and TMN are
designed and implemented independently. This method enables measurement-based





















Fig. 4.1. Schematics of dynamically-load-modulated PA: (a) separate
design [52], (b) co-design [53, 101].
accuracy. However, this independently-designed DLM-PA contains more elements
than a stand-alone PA, resulting in additional insertion loss and mismatch, as well as
an efficiency-decrease (from 70% in [59] to 57% in [52]). Also, as mentioned in [53]
the bandwidth is limited to < 5 MHz, due to the inter-connecting 50-Ω transmission
line between the PA and TMN. Thus, this independent design methodology is not
optimal for implementing a broadband DLM PA.
Alternatively, as shown in Fig. 4.1(b), the design of PA output matching net-
work and TMN is integrated, achieving a reduced circuit complexity and potential
for broadband application. A multi-band design is presented in [101] using this co-
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Fig. 4.2. DLM-PA schematic for achieving a continues broad bandwidth.
topology. It is noted that this design gives priority to the fundamental-impedance
matching rather than the harmonics, leading to a relatively low peak-power efficiency
(40−50%). In [53], another co-design method is proposed, in which harmonic match-
ing is performed in parallel with fundamental matching, leading to a high efficiency
at PMax, which is comparable to those of the static PAs. However, this approach dose
not address the multi-band design.
To extend the bandwidth of the DLM-PA to an octave-level, a novel dynamically-
load-modulated PA topology is proposed in this investigation as shown in Fig. 4.2.
Two steps are involved in this DLM matching scheme. First, a fixed filter-matching-
network is designed to transform the 50-Ω load to the optimal impedance at maximum
power level (ZOpt(f0, PMax)) within the passband of the filter, while providing a stop-
band reflection coefficient of |Γin(nf0)| = 1, as required for high efficiencies. Second,
a varactor-based tunable circuit is connected between the filter and transistor, to
provide the optimal fundamental impedance for the transistor with respect to vari-
ous power levels and frequencies. While the tunable matching circuit also affects the
harmonic impedances, it does not change the magnitude of |Γin(nf0)|, due to its zero-
resistance (ideally). Thus, harmonics are still rejected. In turn, a continuous broad
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bandwidth can be achieved using this DLM PA topology, while a high efficiency can
be maintained.
4.2.2 Transistor Characterization for Dynamic-Load-Modulation
To demonstrate the proposed design methodology, a Cree GaN HEMT (CGH40025,
25 W, DC−6 GHz) is selected as the RF power device. As mentioned in [53, 101],
the co-design method relies heavily on the accuracy of the transistor model. In [6],
the manufacturer’s model is demonstrated to be very trustable for the broadband
high-efficiency PA design, and it is thus utilized for this broadband DLM-PA design.
The transistor is characterized using load-pull simulation setup in Agilent’s Ad-
vanced Design System (ADS) [76]. The initial target bandwidth is the entire L-band
from 1−2 GHz. Fig. 6.3 shows the simulated dynamic load locus at 1 GHz, 1.5 GHz,
and 2 GHz, respectively. The desired output impedance varies with both power and
frequency. When the power level drops (from 10W to 1W), the desired impedance be-
comes more inductive. Specifically, it approximately moves along the 10-Ω constant-
resistance circle on Smith chart, as indicated by the arrows in Fig. 6.3. Having such
a trajectory with a nearly constant real part is a key enable for the proposed design.
Another GaN transistor used in [53] shows similar DLM impedance trajectory. It is
also observed from Fig. 6.3 that the DLM locus at 2 GHz deviates slightly from the
constant-resistance circle, because the parasitic effects of the transistor becomes more
significant at higher frequencies.
Harmonic-impedance matching is also critical for high-efficiency PAs. Only the
second harmonic is considered in this research as it plays the most important role
in affecting the PA efficiency. Fig. 4.4 shows the simulated load-pull contours of the
second harmonic at 1 GHz and 2 GHz, indicating the tolerable region of the second
harmonic impedance in which the high efficiency can be achieved.
On the PA designer’s side, there are three challenging requirements for the tunable
output matching network:
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R = 10 Ω
Pout  = 30 dBm




Fig. 4.3. Efficiency-optimized load impedance at various output power
from 10−1 W within L-band, extracted from the loadpull simulation
using ADS.
High Efficiency 
Region, η > ηMax - 5%
High Efficiency 
Region, η > ηMax - 5%
(a) (b)
Contour Step = 5%
Low Efficiency Region, 
η < ηMax - 20%
Low Efficiency Region, 
η < ηMax - 20%
Fig. 4.4. Simulated load-pull contours of the second harmonic
impedance: (a) at 2f0 = 2 GHz, (b) at 2f0 = 4 GHz [6].
1. Cover the dynamic load modulation locus within a broad bandwidth;
2. Capable to handle the PA output power (10 W at maximum);
3. Provide appropriate harmonic impedance avoiding the low-efficiency region.
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ZFixed ≈ 10 ΩZin=ZFixed+jX







Fig. 4.5. Output matching network topology for performing broad-
band DLM on the Cree GaN transistor.
In the following section, the design of the tunable output matching network will
be presented in detail, including topology selection, varactor selection, bandwidth &
power trade-off, and characterizations.
4.3 Tunable Output Matching Network Design
4.3.1 Broadband DLM Matching Scheme for the GaN Transistor
As shown in Fig. 6.3, the desired DLM trajectory within 1−2 GHz is nearly
located on the 10 Ω constant-resistance circle. To match this particular locus within
the target bandwidth, the matching scheme in Fig. 4.2 is modified slightly. The
output matching network is constructed with a tunable series ‘resonator’ and a fixed
lowpass matching network, as shown in Fig. 4.5. Instead of matching 50-Ω load to
ZOpt(PMax), the fixed matching network is designed to transform 50 Ω load to 10 Ω
within the desired bandwidth. Then, a fixed inductor and a tunable capacitor are
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connected in series with the fixed matching network to provide a variable imaginary
part. Thus, the input impedance of this entire matching network is given by
Zin = ZF ixed + jX ≈ 10 + j(ωL− 1
ωCV ar
) (4.1)
within the desired bandwidth. By changing the value of CV ar, the frequency-induced
impedance variation is compensated and Zin can be brought to any point of the blue
region in Fig. 4.5, which covers the desired DLM trajectory. In turn, only one tuning
element is required for this topology. This matching network topology is actually
equivalent to that shown in Fig. 6.3, because a part of the fixed inductor can be
absorbed in the fixed matching network to provide the inductive ZOpt(f0, PMax).
4.3.2 Fixed Matching Network
The fixed matching network is aimed to transform 50 Ω to 10 Ω within the
bandwidth of interest (a 67%-bandwidth 5:1 impedance transformer). Recently, a
high-order lowpass filter has been successfully applied in designing octave-bandwidth
high-efficiency PAs [6]. This lowpass-filter matching topology is also utilized in this
design. A 3-stage lowpass matching network is designed to achieve the 5:1 impedance
transformer across the 1−2 GHz bandwidth, as shown in Fig. 4.6(a). Using the
similar synthesis and implementation method as presented in [6], the fixed lowpass
matching network is implemented using transmission lines, shown in Fig. 4.6(b). The
inductors and capacitors are replaced by high-impedance (high-Z) transmission line
sections and low-impedance open-circuit stubs, respectively. The parameters of the
implemented lowpass matching network are also shown in Fig. 4.6(b).
Figs. 4.7(a) and 4.7(b) plot the simulated fundamental and second-harmonic
impedances of the implemented lowpass matching network within the target frequency
band. A good agreement between schematic and full-wave simulations is observed.
The input impedance enclosed in the black circle (within 1−2 GHz) has a real part
of approximately 10 Ω.
89
50Ω




l1 = 24.3 mm l2 = 21.6 mm l3 = 12 mm
l1 l2 l3
l5 = 3.3 mm l6 = 7.2mm
Zl = 90Ω





Fig. 4.6. Fixed output matching network design: (a) ideal lowpass
topology, (b) implemented circuit using all-distributed elements on
Rogers Duroid 5880LZ substrate.
4.3.3 Tunable Series LC Resonator
The tunable capacitor is the most critical component in the output matching
network. To date, various varactor techniques have been utilized to implement the
tunable PA, such as diodes [52, 101, 102], MEMS varactors/switches [55], and LD-
MOS [53]. Considering the tuning range and commercial availability, diode varactors
are chosen in this design. For a diode varactor, quality factor, power handling, tun-
ing range, and linearity are the most important parameters taken into account for
microwave applications. The GaAs varactor diodes, used in [102], has a high quality
factor of up to 3000 at 50 MHz, but its low break down voltage, typically 20 V,
hinders its application to high power circuits. The hyperabrupt-doping silicon diodes
yield a very high tuning range, but they also lead to a low quality factor [103,104] and
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f  ~ 0.9- 2 GHz
Fundamental
2nd Harmonic
ZFixed (f ) ≈ 100
0
(a)
ZFixed (f ) ≈ 100
(b)
Fig. 4.7. Input impedance of the implemented fixed matching network
extracted from: (a) schematic simulation, (b) full-wave simulation.
poor linearity [105]. Considering these four parameters, the abrupt-junction silicon
diode varactors from Micrometrics (MTV4090 series) are utilized for implementing
this tunable PA. They have a high break down voltage of 90 V, high tuning range
of CMax/CMin>8, and fairly high quality factors of 750 − 1000 at 50 MHz [103].
A similar Micrometrics varactor (MTV4060-12-20) has been successfully applied in
high power designs [52, 54]. The voltage-dependent junction capacitance (Cj) of this








where C0 denotes the initial capacitance value, B = 0.5 V, and M = 0.45. Thus, the
imaginary part of (6.10) becomes
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(c) at 2 GHz
Fig. 4.8. Broadband DLM matching scheme using diode-varactor-
based tunable matching network.
where CV ar,0 does not have to be C0 in (4.2) as a combination of varactors (series
or/and parallel) can be used in the actual circuit, which allows a better design flexi-
bility.
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Fig. 4.8 depicts how the DLM locus is matched using the tunable OMN within
1−2 GHz, where ZL,Opt(f0, P ) stands for the optimized input impedance of the tun-
able OMN for different frequencies and power levels. As the fixed matching network
has already transformed the 50 Ω load to the region enclosed in the red circle, the
impedance moves clockwise due to the series inductor and is brought back by the
varactor. As the frequency increases, the fixed inductor makes the impedance travel
farther and a smaller capacitance is needed to compensate it. Therefore, at differ-
ent frequencies, different fragments of the diode tuning range are used to cover the
DLM locus, as shown in Figs. 4.8(a), 4.8(b) and 4.8(c). The blue lines represent
the covered DLM locus corresponding to the capacitance value of the varactor. It is
also observed that CV ar,Max (VB,Min) denotes ZL,Opt of 1 W output power at 1 GHz,
CV ar,Min (VB,Max) denotes ZL,Opt of 10 W output power at 2 GHz. Therefore, as
depicted in Figs. 4.8(a)-(c), the dynamic load modulation locus can be covered at
every frequency point within the 1−2 GHz band, and the nearly entire tuning range
of the varactor is applied.
To optimize this tunable LC resonator, firstly, the values of L and CV ar,0 can be
estimated analytically by
XMax = ωMinL− (1 + 2VB,Min)
0.45
ωMinCV ar,0




where XMax ≈ 16 and XMin ≈ 6 denote the imaginary parts of ZL,Opt at 1 W, 1 GHz
(Fig. 4.8(a)) and ZL,Opt at 10 W, 2 GHz (Fig. 4.8(c)), respectively. According to (4.4),
VB,Min and VB,Max need to be determined in order to find the proper values of L and
CV ar,0. Due to the RF swing across the varactor, which should be carefully considered
in the high power design, the entire tuning range is usually not achievable. The final
design will be further optimized using ADS simulation together with a compromise











Fig. 4.9. Turn-on and breakdown limits of diode varactors in presence
of RF swings [52].
4.3.4 Power Handling Issues and Enhancement
For the adaptive high power amplifier application, the RF voltage swing (vrf) on
a tuning element is usually very large, e.g. 26.6 V when an output power of 7 W is
delivered [52]. To avoid turn-on and breakdown of the diode, as illustrated in Fig. 4.9,
the DC bias voltage and the RF voltage swing should satisfy the following relation:
|vrf | ≤ VB ≤ VBreak − |vrf | (4.5)
Therefore, as illustrated in Fig. 4.9, VB should be sufficiently far away from the turn-
on point (0 V) and the break-down point (90 V), which actually reduces the tuning
range of the varactor (CMax/CMin). To enhance the power handling of the varactor
diodes and to increase the tuning range, a diodes-stack with M × N elements in
parallel and series can be utilized [105]. Therefore, the RF swing of each varactor
diode is divided by a factor of N . Practically, this method introduces extra parasitics
that should be considered carefully for GHz-level applications. In this design, N = 2













Fig. 4.10. Prediction of the voltage swing on the tuning element.
other hand, to further reduce the series resistance, 5 pairs of anti-series diodes are
stacked in parallel (M = 5) as a single tuning element. This anti-series topology also
enhances the linearity of the varactor, which has been demonstrated in [105, 106].
The RF voltage swing is also dependent on the matching network topology and
the location of the tuning element. In [52], the varactors are connected in parallel
with the load, so the voltage swing across the varactor is the same as the load voltage
amplitude. In our design, the varactor is connected in series with the transistor drain
(Fig. 4.10). Therefore, the voltage swing across it is dependent on the output RF






where Rin is around 10 Ω and maximum Pout is 10 W. In turn, the voltage swing
across the varactor can be estimated by
|vrf | = |irf | × 1
ωCV ar
. (4.7)
The above equation (4.7) underlines that a larger capacitance value (CV ar) results in
a smaller voltage swing. However, equation (4.3) also implies that a smaller CV ar,0 is
needed to achieve a larger impedance tuning range. Therefore, a compromise between
the tuning range and the voltage swing is necessarily made here to select the value of
CV ar,0.
Herein, a simplified ADS model of the output matching network is utilized to





































Fig. 4.11. Determining the optimal value of CV ar,0: (a) simplified
ADS model, (b) voltage swing and tuning range versus CV ar,0.
stack is used here, leading to CV ar,0 = 2.5C0. In this topology, the voltage swing across
each diode is an half of the total voltage swing across the diode-stack.
For any given value CV ar,0, a harmonic-balance (HB) ADS simulation provides
the expected maximum voltage swing at 1 GHz (red line in Fig. 4.11(b)). Based on
Fig. 4.8 under the restriction outlined in (4.5), the maximum frequency (fMax) that
a perfect match can be achieved will depend on this voltage swing. This maximum
frequency can be calculated by HB simulation by varying the bias voltage (VB) in
Fig. 4.11(a). The maximum frequency versus CV ar,0 is plotted in Fig. 4.11(b). It can
be seen that, as the value of CV ar,0 increases, the voltage swing drops significantly
from 70 V to around 10 V, while fMax increases sharply and reaches a local maximum
when CV ar,0 ≈ 40 pF. For CV ar,0 > 40 pF, the tuning range decreases gradually,
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because a larger initial capacitance value leads to a smaller reactance variation range
as indicated in (4.3). Therefore, the optimal value of CV ar,0 is around 40 pF for
achieving a maximum frequency tuning range.
However, according to [103], a larger capacitance value leads to a lower quality
factor. As a result, the Micrometrics diode varactor with C0 = 14.8 pF and Q = 800
at 50 MHz (MTV4090-12-1) is selected, leading to CV ar,0 = 37 pF for the 5×2 diodes
stack. To achieve a wider frequency tuning range, a compromise needs to be made
with lower output power and/or smaller dynamic range, e.g., 5−1 W.
The output matching network is eventually optimized together with the transistor
using ADS, in order to perfect the PA performance in frequency and efficiency. The
finalized design is schematically shown in Fig. 4.12. The diode model used in this
design is shown in the dotted rectangle of Fig. 4.12, same as that presented in [52].
The parasitics involve a series inductance LS of 1.5 nH, a series resistance RS of
1.2 Ω, and a parallel capacitance Cp of 0.2 pF. The inductive parasitic (due to both
the package and connection) and detuning effect of the diode-stack layout can result
in a fairly significant mismatch, as mentioned in [52]. It is important to note that
these two effects can be compensated by the series inductor L in this particular
topology, leading to no adverse impact on the matching accuracy. This series inductor
is implemented using a 96-Ω transmission line with an electrical length of 5.8◦ at
1.5 GHz (2.3 mm), which is approximately equivalent to a 2.1 nH inductor. Another
2.1-mm 42-Ω transmission line is placed on the left-hand side of the varactor to fit
the leading pad of the packaged GaN transistor.
4.3.5 Evaluation of the Entire Tunable Output Matching Network
The varactor-based tunable OMN is implemented and characterized in advance
of the PA. Fig. 4.13 shows the measured and simulated small-signal DLM impedance
locus of the tunable OMN at 1 GHz, 1.5 GHz, and 1.9 GHz, respectively. The














Fig. 4.12. Circuit topology of the output matching network.
Table 4.1
Summary of Large-Signal Simulation Results
Freq. (GHz) Pout (W) |vrf | (V) VB (V) Loss (dB)
1 1 1.4 0.7 0.35
1 10 12 6 0.36
1.5 10 14 22 0.25
1.9 10 20 80 0.26
of the optimal DLM locus (Fig. 6.3). Fig. 4.13 also plots the simulated second-
harmonic impedance corresponding the fundamental one with the same VB, indicating
that ZL(2f0) of this output matching network locates in the high-efficiency region
compared to Fig. 4.4.
Furthermore, the large-signal characterization of the tunable OMN is performed
using the Harmonic-Balance simulator in ADS. Table 4.1 lists the simulation results
at different power levels and different frequencies, indicating a low insertion loss of
< 0.4 dB and 10-W power handling capability. Fig. 4.14 shows the simulated voltage
waveforms of the matching network for VB = 0.7 V (VB,Min) and Pout=1 W. vrf1 and
vrf2 are the voltage swings across two varactors in series in Fig. 4.12. It is observed






























(c) at 1.9 GHz
Fig. 4.13. Measured and simulated input impedances and simulated
second-harmonic impedance of the output matching network.
effect. It is also noted that although the voltage waveforms on each of the varactors
are distorted, the total voltage of anti-series varactors is almost a perfect sinusoidal
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Fig. 4.14. Simulated voltage waveforms on the varactors for 1 W
output power at 1 GHz.















Fig. 4.15. Simulated voltage waveforms on the stack of varactors for
10 W output power at 1 GHz, 1.5 GHz and 1.9 GHz.
wave. Fig. 4.15 shows the simulated vrf at 1 GHz, 1.5 GHz and 2 GHz when 10-W
power is delivered. As the total voltage swing is equally shared by these two series
varactors, i.e., vrf1 = vrf2 = vrf/2, the turn-on or breakdown limits expressed in (4.5)
are not exceeded, according to the bias voltages listed in Table 4.1.
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STi4 STi3 STi2 STi1
TLi4 TLi3 TLi2 TLi1
Fig. 4.16. Schematic of the input matching network [6].
4.4 PA Design and Implementation
The broadband input matching network in this design is the same as that in [6],
which has been optimized for L-band input matching of the CGH40025 transistor.
The schematic of the input matching network is shown in Fig. 4.16. The entire PA
circuit is fabricated on a Rogers Duroid 5880LZ substrate with a thickness of 20 mil,
as shown in Fig. 4.17. The circuit board is mounted on an aluminum plate which
serves as a heat sink and common ground. The gate bias network is realized using a
27 nH Coilcraft air-coil inductor in series with a 250 Ω resistor. The same inductor is
also used for the drain biasing network. A Coilcraft conical inductor of 0.57 μH, which
is ultra broadband and high-Q, is utilized to bias the varactors. It is important to
note that the actual bias voltage on the varactor is the electrical potential difference
between the varactor voltage and the drain voltage, as shown in the insert of Fig. 4.17,
which is given by
VB = VV aractor − VDrain. (4.8)
The DC blocks are not included in this circuit board, and two external DC blocks are







Fig. 4.17. Fabricated circuit of the adaptive power amplifier.
4.5 Experimental Results of the Broadband Load-Modulated PA
In previous sections, the optimum bias voltage of the varactor has been found from
the independent characterizations of the transistor and the tunable OMN, as shown in
Fig. 6.3 and Fig. 4.13, respectively. Combining them together as the adaptive PA, the
actual optimum-bias-voltage is obtained eventually in the PA testing, by perfecting
the PA efficiency with respect to different frequencies and different power levels. Two
cases are compared here: 1) the classical high-efficiency PA with the TMN statically
tuned for only the maximum power level at each frequency point; 2) the dynamic PA
with OMN dynamically modulated for different power level.
The transistor gate is biased at the pinch-off point of −3.3 V. The DLM PA is
excited with a continuous-wave input signal, which is generated by an Agilent signal
generator and boosted by a driver PA. The output power is measured by a spectrum
analyzer, and the losses in the connecting cables has been calibrated beforehand.
A power-sweep experiment is first performed with the realized PA at 1.3 GHz for
various varactor bias voltages to validate its operation. Fig. 4.18 shows the measured
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Fig. 4.18. Measured PA performance at 1.3 GHz versus output power
for various varactor bias voltages: (a) PAE, (b) efficiency, (c) gain.
PAE, efficiency and gain versus Pout for five different VB values, indicating that a
significant enhancement at power back-offs can be achieved by decreasing VB. It is
also seen from Fig. 4.18(c) that a flatter gain versus Pout, compared to the static
case, is achieved under the efficiency-optimized controlling scheme, implying a good
potential for performing linearization on this PA using digital-predistortion-based
techniques, such as [53, 54].
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 VB at 10-dB Back-off
 VDS
Fig. 4.19. Optimal bias voltage of varactor diode at the maximum
power level and 10 dB back-off within 0.9−2 GHz.






























Fig. 4.20. Measured maximum output power and harmonics level.
















Fig. 4.21. Measured and simulated efficiency at the maximum power level.
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The same experiment is conducted over the entire band from 0.9-2 GHz with
steps of 0.1-GHz. Fig. 4.19 shows the optimized VB at maximum power level and
10-dB back-off, as well as the drain bias voltage, versus frequency. Fig. 4.20 plots
the measured maximum power and corresponding harmonics level at each frequency
point. This is the highest power level demonstrated for the adaptive PA design
compared to the state-of-the-art results [52, 53, 101]. It is also seen from Fig. 4.20
that the second and third harmonics are very low (less than −30 dBc for most of
the frequency points), due to the combined filter behavior of the lowpass matching
network and the LC resonator tank. Moreover, the high-linearity anti-series topology
of varactors leads to an insignificant contribution to the harmonic generation [52].
Fig. 4.21 plots the measured efficiency at the maximum power level within the entire
band, which agrees with the predicted efficiency from ADS simulation. The measured
efficiency of 64%−79% is achieved from 1−1.9 GHz. Fig. 4.22 shows the measured
PAE and gain at the maximum power level, which shows that 55%−72% PAE and
∼= 10 dB gain are achieved from 1−1.9 GHz. The drop of PA performance above
1.9 GHz is primarily due to the connection parasitics and the dispersive effect of
the varactor-stack. The maximum-power performance of this tunable PA compares
favorably to the state-of-the-art static broadband PAs [27, 67, 68]. Compared to the
static lowpass-filter-based PA in [6], the efficiency-degradation of this adaptive PA
is mainly owing to the lossy diode varactors. The PA performance can be further
improved, if using varactors with higher quality factors, e.g. MEMS, ferroelectric or
LDMOS transistor [53].
The measured and simulated PA efficiencies at 10 dB power back-off are shown
in Fig. 4.23, indicating a good agreement between measurement and simulation. The
comparison is made between the static operation (fixed VB for PMax) and DLM op-
eration (efficiency-optimized VB). From 1−1.7 GHz, the efficiency improvement at
10 dB back-off is typically greater than 15%, resulting in an effective doubling of the
efficiency when compared to the PA with a static load. The efficiency improvement
degrades when operating above 1.8 GHz, because the optimal DLM locus deviates
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Fig. 4.22. Measured PAE and gain at the maximum power level.



















Fig. 4.23. Measured and simulated drain efficiency at 10-dB power back-off.















Fig. 4.24. PA gain at 10-dB back-off under static operation and DLM operation.
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Fig. 4.25. Measured PA gain and efficiency under the DLM operation
and static operation.
from the constant-resistance circle (see Fig. 6.3(c)) due to the transistor’s package
parasitics. For higher frequency applications, i.e., > 2 GHz, the same design method-
ology can be conducted on an unpackaged transistor, e.g. the one used in a 2.65 GHz
load-modulated PA in [53]. Moreover, the DLM operation results in a minimal effect
on the PA gain at the 10 dB back-off, which can be observed from Fig. 4.24.
Fig. 4.25 plots the measured efficiency and gain of this load-modulated PA under
the efficiency-optimized and static operations from 1−1.8 GHz. It is indicated that
an optimized DLM operation can be conducted over a broad power range (> 10-dB)
within the entire L-band. The reduction of DC power consumption using this DLM







For example, the increase of efficiency from 25% to 40% at 1 W power level, shown
in Fig. 4.25 (operating at 1.3 GHz), indicates a 1.8 W reduction of the DC power
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consumption. For amplification of an actual communication signal, VB is dynamically
tuned by the base-band processor according to the instantaneous envelop of the signal.
Using the dynamic-controlling and linearization techniques for single-band DLM PAs
[53,54], which has the same load-adaption range, a multi-band DLM transmitter can
be created with this PA.
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5. CO-DESIGN OF POWER AMPLIFIER AND
TUNABLE HIGH-Q RESONATOR
5.1 Introduction
All-digital burst-mode transmitters have been recently proposed and demonstrated
as an effective method to efficiently and linearly amplify the modern high peak-to-
average-ratio (PAR) signals, e.g., long term evolution (LTE) [34, 50, 57, 58]. Unlike
the conventional supply-modulated transmitters, e.g., envelope tracking (ET) and en-
velope elimination and restoration (EER), the digital transmitter entirely eliminates
the analog part (supply-modulator), while the signal’s amplitude-modulation (AM)
information is encoded into pulse widths, resulting in a quasi constant-envelope input
for the PA and thus a high efficiency [34, 50]. Such a transmitter relies heavily on a
narrowband output filter to reconstruct the AM linearity. Nevertheless, the efficiency
and linearity are degraded due to the rejection of the out-of-band quantization noise
and pulse reflections on the transmission line between the PA and filter [34]. One
possible solution for this issue is to employ a narrowband filter/resonator at the drain
node of the PA’s transistor [107, 108], as illustrated in Fig. 5.1(a).
Ideally, the resonator bandwidth needs to be as narrow as the signal bandwidth
[34], typically < 1%. However, narrowing the resonator bandwidth also degrades
its in-band response, shown in Fig. 5.1(b), which eventually deteriorates the PA
efficiency. Thus, a high unloaded quality factor (Qu, determined by the internal loss
term of the resonator) is essential for such a narrowband PA design, as illustrated
in Fig. 5.1(c). The impact of resonator’s Qu on PA efficiency and bandwidth has
been studied in [9]. The efficiency versus Qu of a narrowband (3%) PA design is
qualitatively illustrated in Fig. 5.1(d). Fig. 5.1(d) also exhibits the typical ranges of
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Fig. 5.1. (a) A typical PA topology with a narrowband resonator.
(b) Effect of narrowing the bandwidth on resonator S21 with a con-
stant Qu = 150. (c) Effect of Qu with a constant bandwidth of 1%.
(d) Qualitative illustration of PA efficiency versus quality factor with
BW ≡ 3% [9] and different techniques for resonator implementation.
lumped elements [109], planar transmission lines (TLs) [110–112], and 3-D cavities
[113–116]. It is worth noting that the conventional lumped elements or planar TLs
are not suitable for realizing narrowband high-efficiency PAs due to their inherently
low Qu. Among those techniques, the highly-loaded (evanescent-mode) cavity yields
an optimal option for realizing the narrowband PA in terms of size and performance,
as shown in Fig. 5.1(d). Besides the high quality factors (300−1000) demonstrated
in [31, 113, 114, 117], the evanescent-mode cavity (EVA) resonators also exhibit very
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large spurious-free regions, and they are widely-tunable (> 2:1) by employing various
tuning methods [31, 113, 117]. More importantly, the EVA cavity can be directly
integrated on the same substrate as the PA [31,113]. Those characteristics make this
integrated design particularly practical.
In [9], the design concept of a static narrowband PA integrated with a static
EVA resonator was experimentally demonstrated at a single frequency of 1.27 GHz
with a ≈ 3% bandwidth. In this research, we extend the authors’ previous work to
the PA with a tunable output EVA resonator and increase the operating frequency
to the S-band. This chapter presents, for the first time, a band-reconfigurable PA
with ultra-high output frequency selectivity (≈ 2% bandwidth) and 38.5% frequency
tuning range. Tuning is realized with an integrated piezoelectric actuator [31, 118],
and the optimized matching is performed for both the fundamental frequency and the
second harmonic over the entire tuning range. Large-signal measurement exhibits an
efficient performance of the implemented PA, which compares favorably to those of the
reported band-reconfigurable PAs [8,53,101,119,120] as presented in Table 5.1. This
design uniquely incorporates narrowband filtering in the output matching network
and achieves switchless continuous tunability covering the entire 2.1−3.1-GHz band.
5.2 Transistor Selection and Characterization
The 3-D illustration of the reconfigurable narrowband PA with a tunable EVA res-
onator is shown in Fig. 5.2. The cavity resonator is fabricated on the same substrate
with the rest of the PA circuit, including the transistor, input matching network,
and bias networks. The resonant frequency is sensitive to the gap distance between
the sealing wall and the post (g). Thus, a piezoelectric actuator is integrated on the
back-side of the circuit board to change the PA’s operation frequency, and the tuning
mechanism is described in Fig. 5.7. By applying a bias voltage between the top and
bottom surface of the piezoelectric actuator, the membrane moves towards the post
or further away from it, changing the gap spacing and thus the resonant frequency. In
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Table 5.1
Performance Comparison with Other Band-Reconfigurable Power Amplifiers




MEMS Switch 1.1−1.2 46−62 Moderate
[120] 0.9/1.8 PIN Diode 1 41−42 Low
[101] 0.9/1.8−2.1 Varactor Diode 0.5−0.6 32−55 Low
[121] 0.9/1.5/1.9 PIN Diode 8−10 61−65∗ Moderate
[8] 1-1.9 Varactor Diode 9−10 64−79 Low
This Work 2.1−3.1 Piezo 4−5 50−60 Ultra High
∗ Power added efficiency.
this investigation, a commercial 10-W GaN transistor (Cree CGH40010F) is selected
as the RF power device. The non-linear transistor model is provided by the manufac-
turer. The target frequency band is from 2−3 GHz, and the target 3-dB bandwidth
is < 3%.
To prescribe the desired input and output impedances of the transistor, load-
pull and source-pull simulations are carried out with the manufacturer’s model using
Agilent Advanced Design System (ADS) [76]. Fig. 5.3(a) shows the extracted op-
timal input and output impedances of the transistor throughout the target band,
where ZL,Opt. is optimized for efficiency and ZS,Opt. is optimized for power gain. Also,
Fig. 5.3(b) shows ZL contours that yield > 70% drain efficiency from 2−3 GHz. It
is seen that the ZL contour moves in the counterclockwise direction as frequency is
increased. The shaded area in Fig. 5.3(b) is the overlap of the contours across the
2−3-GHz band, which is the desired impedance region for the resonator’s input port.
As there is only one tuning freedom in this design, a large overlapped range is critical,





















Fig. 5.2. 3-D illustration of the PA with a tunable evanescent-mode
cavity resonator: (a) front-side, (b) back-side with the tuner.
in this multi-band design as it is very important for a high-efficiency PA design [6,24].
Fig. 5.4 shows the second-harmonic contours from 2−3 GHz. The second harmonic
impedance of the output resonator is desired to be located in the high-efficiency region
























Fig. 5.3. Load-pull and source-pull simulation results of Cree GaN
CGH40010F from 2−3 GHz: (a) optimal load and source impedances,




Contour Step = 5%
High Efficiency 
Region, η > ηMax - 5%
Fig. 5.4. Simulated load-pull contours of the second harmonic
impedance: (a) at 2f0 = 4 GHz, (b) at 2f0 = 5 GHz, (c) at
2f0 = 6 GHz and the overlapped region from 2−3 GHz.
5.3 Design of Tunable Evanescent-Mode Cavity Resonator as the Output
Matching Network
5.3.1 Quantified Impact of the Resonator’s Qu
In order to investigate the effect of Qu on bandwidth and PA efficiency for this de-
sign, harmonic-balance (HB) simulation is performed with the simplified circuit model
in Fig. 5.1(a) at 2.5 GHz, the center frequency of the target band. In this simulation,
the load impedance ZL is set to ZL,Opt. obtained from the load-pull simulation, shown
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Planar Circuits Evanescent-Mode Cavity
Fig. 5.5. Quantitative impact of resonator quality factor on band-
width and PA efficiency, evaluated at 2.5 GHz with CHG40010.
in Fig. 5.3(a). The HB simulation is conducted with a variable Qu under different
bandwidths from 1%−15%. In each set of the simulations, constant bandwidth is
maintained by selecting proper values of L and C, which are always resonant at 2.5
GHz. It can be seen from Fig. 5.5 that for the regular design with BW > 15%, a high
PA efficiency of 75% can be achieved even using a low-Q resonator, e.g., Qu < 150,
as is commonly the case with planar PCB-based circuits [6, 24, 122]. However, as
the bandwidth decreases, the advantage of using a high-Qu resonator becomes much
more significant, which leads to a greatly enhanced PA efficiency. Specifically, an
effective doubling of the PA efficiency is achieved of the 2%-BW PA design by in-
creasing Qu from 100 to 300, indicated by the circled points in Fig. 5.5. Therefore, the
high-Q cavity resonators are particularly critical for implementing the narrowband
high-efficiency PAs. Fig. 5.5 also underlines the most important trade-offs between


















Fig. 5.6. Geometry of the evanescent-mode cavity (HFSS model) :
(a) top view, (b) bottom view, (c) side view.
5.3.2 Output Matching Scheme using the Strongly-Coupled Evanescent-
Mode Cavity Resonator
The EVA cavity resonator is a distributed implementation of the lumped-element
resonator. Fig. 5.6(a)-(c) shows the geometry of a typical substrate-integrated EVA
cavity [113, 118]. The electrical boundary of the cavity is defined by via holes, and a
post is placed at the center. The electromagnetic field is fed into the cavity using input
and output coupling apertures. The shape of the slots are aligned with the direction
of the magnetic field inside the cavity resonator. The electric field is predominantly
concentrated in the gap between the post and the top membrane, which represents
an effective capacitor; the magnetic field is truncated between the sidewall and the
post acting as a shorted coaxial line, which represents an effective inductor [113]. The
unloaded quality factor (Qu) of this resonator is inherently high because the E-field
and H-field are all distributed in air.
The circuit model of the EVA cavity resonator is shown in Fig. 5.8(a) [113, 118].








Fig. 5.7. Tuning mechanism of the reconfigurable evanescent-mode cavity resonator.
and top membrane, including parallel and fringing-field capacitances; the equivalent
inductance Lr can be calculated following the model expressed in [113]; R accounts
for the losses in the cavity resonator. The coupling structures are modeled as ideal
transformers. The actual model of the evanescent-mode cavity resonator contains
an internal transmission line (TL) as the leading structure of the intrinsic resonator,
which is also indicated in Fig. 5.2(a). Another external TL is connected at the res-
onator input to further tune the input impedance of the resonator to match the tran-
sistor output. The tunable resonator-matching-network design scheme is illustrated
in Fig. 5.8.











where n1 and n2 denote the input and output coupling coefficients, and Y0 stands for
the system admittance (1/Z0). The input impedance ZRes (= 1/YRes) moves along
the constant-conductance circle (Re(Y ) = Y0 × n21/n22 + n21/R) on the Smith chart
when frequency varies. This is denoted by the red circular trajectory in Fig. 5.8(b).
For the special case of n1 = n2, this impedance is around Z0 at the resonant frequency
f0, because the imaginary part is nullified and R is a very large value for a high-Qu
resonator. At a frequency slightly higher than f0 (this will be the design frequency
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Fig. 5.8. Transistor output matching scheme using a strongly-coupled
tunable evanescent-model cavity resonator: (a) circuit schematic, (b)
impedance of the intrinsic resonator (ZRes) for n1 = n2, (c) input
impedance with the effect of the transmission lines (Zin).
The ZRes locus (red circle in Fig. 5.8(b)) does not change as the resonator is tuned
to different resonant frequencies. However, if a transmission line (or an inductor) is
connected to in series the resonator, the resonator impedance moves clockwise and
can be brought to ZL,OPT., as described in Fig. 5.8(c). Here, ZL,MN denotes the input
impedance of the entire output matching network. As the resonant frequency changes,
the ZL,MN trajectories deviates from each other due to the effect of the internal and
external TLs, shown in Fig. 5.8(c). However, by properly choosing the length of
the external TL (TLEX), the ZL,MN trajectory can always be overlapped with the
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shaded region when f0 varies from 2−3 GHz. Fig. 5.8(c) plots ZL,MN trajectories
with different f0 values of 2, 2.5 and 3 GHz, respectively. Outside the 2−3-GHz
band, there is no longer an overlap between ZL,MN and the desired region, because
the ZL,MN trajectory and load-pull contour (shown in Fig. 5.3) move in opposing
directions versus frequency. Thus, the limitation of the tuning range is found to be
around 1.5:1 using this approach with this transistor. A > 1.5:1 tuning range may
be achieved by incorporating an additional tuning freedom with a variable electrical
length of the external TL or by employing a negative refractive index transmission
line.
At the harmonic frequencies, the filter behavior of the resonator yields ideally a
reflection coefficient of |Γ| = 1, leading to a rejection of the harmonic powers. The
detailed design procedure is described step by step in the following section 5.3.3.
5.3.3 Design Procedure
Following the matching approach expressed in Fig. 5.8, the parameters incorpo-
rated in the output resonator design are determined in the following sequence.
1. Initial Gap: The initial gap g0 between the post and top-membrane is deter-
mined by the tuning ratio RT and actuator displacement range d. As the piezo-
electric membrane can be actuated bidirectionally, the dependence between RT,








where d denotes the maximum unidirectional deflection of the top-membrane.
The piezoelectric actuator (commercially available form Piezosystems Inc.) used
in this design is made by Zirconate Titanate, and it has a 0.38-mm thickness and
12.7-mm diameter. It can experimentally provide a unidirectional deflection of
around 13-μm [31], depending on the attachment of the tuner. The dependence
of deflection and bias voltage is presented in [113]. Equation (5.2) implies that
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Fig. 5.9. Full-wave simulated S21 of the tunable resonator with various g.
a smaller initial gap g0 leads to a larger tuning ratio. However, a smaller gap
also worsens the power handling capability due to the quasi-electrostatic force
induced by the RF signal, as expressed in [123]. Thus, to achieve a 1.5 : 1 tuning
ratio with the highest possible power handling, the largest possible value of g0
should be selected, which is approximately 30 μm as calculated from (5.2).
2. Cavity Dimensions: The geometrical dimensions of the cavity (Fig. 5.6), in-
cluding cavity radius (RCavity) and post radius (RPost), determine the resonant
frequency and unloaded quality factor. An evanescent-mode cavity model with
the typical dimensions presented in [31,113] is utilized in this design and simu-
lated in Ansoft High Frequency Structure Simulator (HFSS) [124]. Specifically,
the cavity size needs to match the size of the piezoelectric actuator for packag-
ing considerations, as mentioned in [31]. Then, RPost is optimized to cover the
desired frequency range. The finalized dimensional parameters of the cavity are
listed in Table 7.2. Fig. 5.9 shows the simulated S21 of the resonator when g
is tuned from 17−46 μm, indicating a frequency tuning range from 1.98−3.12
GHz. The simulated Qu varies from 460 to 680 within this frequency range,
which fulfils the requirements presented in Section 5.3.1.
3. Coupling Coefficients and TL Lengths: The input and output coupling coeffi-




Cavity Radius RCavity 6.8 mm
Cavity Depth DCavity 4.2 mm
Post Radius RPost 1.2 mm
Initial RF Gap g0 30 μm
Simulated Qu 460−680
Equivalent Inductance Lr 2.1 nH
Equivalent Initial Capacitance Cr,0 1.35 pF
values are identically set to n1 = n2 = 6.5 to result in a ≈ 2.5% 3-dB bandwidth.
The internal-TL length (TLIN) in Fig. 5.8 relates to the cavity size, which is
given by TLIN ≈ 10 mm as extracted from HFSS simulation. This length actu-
ally exceeds the desired value for performing the transistor matching using the
scheme described in Fig. 5.8, requiring a negative external-TL length (TLEX)
for tuning. However, the shortest TLEX is around 2 mm to place the bias line
and transistor leading pad. To compensate this effect, the input coupling is
enhanced (decreasing n1), which changes the ZRes trajectory from the case with
identical couplings, as illustrated in Fig. 5.10(a), leading to a more capacitive
ZRes at fPA. Thus, a longer TLEX is required to bring this impedance to the
shaded region. The value of n2 remains constant to maintain the bandwidth of
the resonator, as indicated in Fig. 5.10(b). The optimized value of n1 is found
from the circuit schematic simulation using ADS, given by n1 ≈ 4.3. Subse-
quently, the obtained n1 and n2 are transferred into the physical model using
HFSS. As the coupling strength is predominantly determined by the length of
the slot aperture, the input aperture length is larger than the output one for
achieving a stronger coupling. The finalized coupling structures and the rele-
vant dimensions are shown in Fig. 6.22(a). Fig. 6.22(b) shows the simulated
ZL,MN of the designed resonator with a variable g from 17−43 μm, indicating a
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n1 = 6.5, n2 = 6.5
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Fig. 5.10. Effect of changing the input coupling coefficient on: (a)
input impedance of the intrinsic resonator (ZRes in Fig. 5.8), (b) fre-
quency response of the resonator with a constant bandwidth of around
2.5%.
good matching quality for the desired fundamental impedances throughout the
target band.
4. Bias Line and Harmonic Matching : The DC bias line needs to be added in
order to supply the DC power to the transistor. As the feeding TL of the cavity
is grounded at DC (by via holes), a DC-block capacitor is needed to separate the
transistor’s drain and ground, as shown in Fig. 6.22(a). In the static design [9],
the bias line is realized using a suspended conducting wire. In this design, the
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bias line is designed as a short-ended transmission line appended to the external
TL in order to further tune the second harmonic impedance, because the second-
harmonic impedance shown in Fig. 6.22(b) is not optimized (does not fall into
the green-shaded region at 2fPA). A high-impedance bias TL (76Ω) is chosen
here with its length eventually determined by simulation aiming to tune the
second harmonic impedance to the green overlapped region, while maintaining
the fundamental impedance in the original gray-shaded region. The finalized
bias-line length is 4.5 mm, shown in Fig. 6.22(a). The input impedance of the
output resonator with the bias line is shown in Fig. 6.22(c), indicating that the
desired matching is achieved for both the fundamental and second harmonic,
leading to a quasi saturated PA mode over the target band [32].
5.4 PA Design and Fabrication
5.4.1 Input Matching Network Design
To match the input of the transistor across the 2−3-GHz band, a two-stage broad-
band lowpass matching network is designed. The synthesis and implementation of
multi-stage lowpass matching networks for PA design has been well studied in de-
tail in [6]. This design follows the same approach. The inductors are replaced by
short transmission lines, and the capacitors are replaced by open-ended stubs (ST).
Coplanar-waveguide (CPW) lines are used to build the transmission-line sections of
the input matching network. The circuit schematic is shown in Fig. 5.12. Full-wave
simulation is performed for the input matching circuit using HFSS. Fig. 5.13(a) shows
the simulated output impedance provided by this matching network. Fig. 5.13(b)
shows the S-parameters with a 50-Ω termination at Port1 and a Port2-impedance of
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Fig. 5.11. Finalized design: (a) entire output stage, (b) simulated Zin
without the bias line, (c) simulated Zin with the bias line.
5.4.2 Schematic Simulation of the Implemented PA Circuit
The entire circuit is created by connecting the GaN transistor to the input match-
ing network and output resonator, and the schematic is shown in Fig. 6.8. The input
bias network is composed of a 22-nH inductor in series with a 250-Ω resistor as the
amplifier stabilizer. Simulation using manufacturer’s models shows that this network
yields an impedance of |Z| > 300 at a frequency higher than 2 GHz, which presents
an effective open. Another 22-nH inductor is connected at the end of the output
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TL1: 42 Ω, 0.9 mm
TL2: 42 Ω, 4.5 mm
ST1: 65 Ω, 10 mm




Fig. 5.12. Circuit schematic of the two-stage lowpass input matching
network implemented using transmission-line sections.
(a) (b)
ZS,Opt @ 2 GHz
ZS,Opt @ 2.5 GHz
ZS, Opt@ 3 GHz
Zout ~ 1.8 - 3.2 GHz


















Fig. 5.13. Full-wave simulated results of the input matching network:
(a) output impedance at Port2, (b) S-parameters with Port1 and
Port2 impedances of 50 Ω and Z∗S,Opt at f0 = 2.5 GHz.
the Harmonic-Balance simulator in ADS together with the cavity resonator model
extracted from HFSS, and it is assumed that the large signal response of the cavity
resonators is the same as the small signal response. Fig. 5.15 shows the simulated
output power and efficiency versus frequency under a 26-dBm input stimulus, when
g varies from 17 to 43 μm. Another set of simulations are carried out based on the
circuit-schematic model of cavity resonator (Fig. 5.8). Fig. 5.15 indicates a very good






















Fig. 5.14. Circuit schematic of the PA with a tunable EVA cavity resonator.
(a) (b)
(c)
 with HFSS Model
 with Schematic
 Model










































































Fig. 5.15. Simulated output power and efficiency versus frequency: (a)
g = 17 μm, C ≈ 2.6 pF, (b) g = 26 μm, C ≈ 1.7 pF, (c) g = 43 μm,
C ≈ 1.1 pF.
5.4.3 Fabrication
The tunable PA module is fabricated in a single 5-mm Rogers TMM3 substrate.










Fig. 5.16. Fabricated tunable PA-resonator module: (a) front side, (b) back side.
(b). The transistor is soldered in a metalized slot cut into the substrate. The output
tunable resonator fabrication follows a similar process with those of the stand-alone
tunable filters in [31, 113]. The evanescent-mode cavity and the capacitive post are
milled out inside the substrate. The electrical boundary of the cavity resonator is
defined by copper-platted through-substrate vias. The lower surface of piezoelectric
actuator is covered by a thin layer (2 μm) of sputtered gold. The piezo actuator is
attached to the substrate using silver-epoxy.
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Fig. 5.17. Measured small-signal frequency response.
5.5 Experimental Results
To experimentally evaluate the designed PA-resonator module, the fabricated de-
vice is measured under high-power stimulus. In the measurement, the transistor gate
is biased at around the threshold of −3.3 V, and the drain is biased at 25 V. The
bias voltage on the piezoelectric actuator varies from −150 V to +150 V to produce
≈ ±13-μm variation of the gap distance. In the real application, such high voltages
can be supplied by integrated charge pumps [125, 126].
To determine the actual frequency tuning range, the small-signal response of the
implemented PA-resonator circuit is first measured using an Agilent E8361C Perfor-
mance Network Analyzer (PNA). The measured small-signal gain (S21) is plotted in
Fig. 5.17, indicating a tuning range from 2.1−3.2 GHz and ∼= 12-dB small-signal gain
at the center frequency over this band.
Subsequently, a large-signal measurement is carried out within the same frequency
band, using the setup illustrated in Fig. 5.18. A commercial broadband PA (Mini-
Circuits, ZHL-16W-43+, ≈ 16-W PMax., ≈ 41-dB gain, 1.8−4 GHz [82]) is used to
boost the input signal. The PA gain and attenuator’s insertion loss are subtracted
from the measured S21. Fig. 6.23 shows the measured frequency responses under
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Fig. 5.18. Large-signal testing setup.
















Fig. 5.19. Measured large-signal frequency response with 25-dBm input power.
module. It is important to note that although only a selection of data points are
shown in Figs. 5.17 and 6.23, the PA-resonator is continuously tunable over the entire
frequency range. It can also be seen that there is no bifurcation distortion in the
measured large-signal response due to the quasi-electrostatic force induced by the high
RF signal [14, 123]. It underlines that the piezoelectric tuner is capable of handling
around 37-dBm output power over the entire band. A higher output power of up to
10 W may be achieved by reducing the tuning range, i.e., using a larger initial gap.
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Fig. 5.20. Measured bandwidth and gain.
Fig. 5.20 shows a summary of the small-signal and large-signal center-frequency gain
and 3-dB bandwidth over the entire frequency band. The difference in gain between
small-signal and large-signal results are mainly due to the gain-compression effect of
the PA as the transistor is saturated. It is also seen from Fig. 5.20 that the measured
3-dB bandwidth is around 2%−3%, which fulfils the design target.
The input power is then swept from 7−28 dBm when the circuit is operating at a
center frequency of f0 ∼= 2.6 GHz, and the measured frequency responses are shown
in Fig. 5.21. The measured and simulated center-frequency gain and output power
versus various input powers are plotted in Fig. 6.13, indicating that the gain starts
to compress when Pin reaches 20 dBm. A good agreement can be seen between mea-
surement and simulation. Fig. 6.13 also shows the simulated efficiency performance
of the PA, indicating a maximum efficiency of around 68%.
The PA circuit is also measured using a high-power continuous-wave (CW) testing
setup to evaluate the overall efficiency, as shown in Fig. 5.23. A CW signal is generated
by an Agilent 4433B signal generator, and it is amplified by the ZHL-16W-43+ power
amplifier. The amplified signal is applied to the input of the tunable PA-resonator
through a 20-dB bi-directional coupler. The output signal is fed into the power meter
through another coupler. The −20-dB coupling ports of the couplers are connected to
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Fig. 5.21. Measured frequency response of gain under various power level.































Fig. 5.22. Measured output power and gain at f0 = 2.6 GHz versus input power.
the input and output ports of the PNA, enabling the detection of the instantaneous
frequency response of the circuit module.
Fig. 5.24 shows the output power and overall efficiency when a 26-dBm input
power is swept around a center frequency of f0 = 2.7 GHz with a 0.4-GHz span.
It is seen that the maximum output power is about 37 dBm and the maximum
efficiency is around 62%. The CW-measurement is then performed at various resonant
frequencies (f0) over the entire band. Fig. 5.25 shows the measured and simulated
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Fig. 5.23. High power testing setup for CW evaluation on the tunable
PA-resonator.
































Fig. 5.24. Measured and simulated output power and efficiency under
the stimulus of a frequency-swept 26-dBm CW signal.
efficiency at f0 and the corresponding output power under the stimulus of a 26-dBm
input power within the entire frequency tuning range. An overall efficiency of around
50%−60%, power-added efficiency (PAE) of 41%−52%, and Pout of around 36.5 dBm
are measured. Compared to the simulation results, the degradation of measured
efficiency is mainly due to the use of silver epoxy as the bonding material, which
has a much smaller conductivity compared to metals, e.g., gold and copper, leading
to a reduction of Qu [113]. A modified simulation is carried out again with a 30%-
132













 Sim. η with 


















 Mea. Pout  Sim. Pout
Fig. 5.25. Measured and simulated output power and efficiency across
the entire band.
reduction of Qu, yielding a better agreement with the measurement, as shown in
Fig. 5.25. Thus, it is estimated that the actual Qu of the implemented resonator is
around 70% of the simulated value.
5.5.1 Linearity Evaluation with Two-Tone Signal
The linearity performance of the tunable PA is evaluated using a two-tone sig-
nal. The measurement is first conducted at 2.7 GHz. The separation of two tones is
selected based on the passband of the narrowband PA, which is considered as the mea-
sured 1-dB bandwidth. Thus, a 20-MHz spacing is utilized at 2.7 GHz. Fig. 6.15(a)
shows the captured output spectrum of the PA under a 25-dBm two-tone stimulus,
indicating a third-order intermodulation (IM3) of −16 dBc at the saturated power
level. The output third-order intercept point (OIP3) is extracted by varying the input
power of the two-tone signal, as illustrated in Fig. 6.15, leading to a measured OIP3 of
49 dBm. Then, the same experiment is conducted at three different frequency points
of 2.1, 2.4, and 3 GHz. The measured OIP3 is greater than 48 dBm over the entire
tuning frequency range, as shown in the inset of Fig. 6.15(b). The measured results
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Fig. 5.26. Linearity measurement: (a) output spectrum under the
stimulus of a 25-dBm 20-MHz two-tone signal centered at 2.7 GHz,
(b) extraction of OIP3.
compare favorable to those of a reported linear PA design [64], indicating a good
linearity performance of this PA. It is also important to note that the frequency sep-
aration of the two-tone signal is much higher than the mechanical resonant frequency
of the piezoelectric actuator, i.e., < 5 kHz as mentioned in [14], causing a negligible
contribution to the IM distortion induced by the vibration of the piezo membrane.
Thus, the generation of IM products is solely due to the PA’s nonlinear behavior.
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6. CO-DESIGN OF POWER AMPLIFIERS AND HIGH-Q
FILTERS
6.1 Introduction
High power amplifiers (PAs) are typically followed by post-selection bandpass
filters in modern wireless transmitter front-ends. This cascade topology has been ex-
tensively utilized with various functionalities, such as transmitting-channel multiplex-
ing [127, 128], harmonic rejection [5], and spectrum regulation [129, 130]. Moreover,
the recently-developed digital (burst-mode) transmitters require a low-loss bandpass
filter at the PA output to reconstruct the amplitude information from pulse-width or
delta-sigma modulation while maintaining a high efficiency and linearity [34, 57, 58].
Conventionally, the PA and filter are independently designed based on 50-Ω sys-
tem impedance, as illustrated in Fig. 6.1(a). Nevertheless, given the non-negligible
insertion loss of a narrowband filter due to the limited quality factor, the overall per-
formance of a PA-filter module may be degraded significantly, e.g., a 1-dB insertion
loss results in a drop of PA efficiency from 80% to ≈ 60%. Furthermore, additional
loss may be introduced from the inter-connection line and mismatch between the PA
and filter. To limit the loss term to the lowest possible level, the PA output matching
network can be entirely eliminated by designing the filter input impedance to directly
match the transistor output, which usually needs a non-50-Ω and complex impedance,
as shown in Fig. 6.1(b). This co-design approach leads to a reduced circuit complex-
ity, smaller size/volume, minimized loss, and enhanced overall efficiency. Particularly,
it provides an effective solution for the applications in which a small size may take
the top priority, e.g., pico and femto base-stations [131, 132].
It is also important to note that in most of the applications, the filter bandwidths
















Fig. 6.1. Power amplifier and bandpass filter in cascade: (a) conven-
tional topology, (b) co-designed module.
resonators with high quality factors are of great importance for such output filters to
ensure a low insertion loss and thus a boosted overall system performance. Recently,
high-Q (Qu > 300) evanescent-mode (EVA) cavity resonators have been widely ex-
ploited to implement narrowband filters [31,113,114,118,133], achieving very narrow
bandwidths (< 1%), low insertion losses (< 3 dB), and very large spurious-free re-
gions (17 : 1 in [134]). Compared to the regular rectangular or circular cavities, the
EVA cavity yields a good compromise in terms of Qu and size. Moreover, these EVA
cavities can be directly integrated on the same substrate as the PA [113,118]. Those
characteristics particularly enable the co-design technology of PA and filter.
In [9] and [10], the co-design concept has been investigated with a PA and single
resonator. In this research, the co-design approach is expanded to multi-pole filters.
As a key enabler for this technology, the matching filter theory is studied in detail
in this chapter based on the coupling matrix. Specifically, the synthesis of a second-
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order Chebyshev bandpass filter with non-50-Ω input impedance is presented, which is
transformed to a physical design with substrate-integrated evanescent-mode cavities.
We also present the detailed procedure for realizing the PA-filter module, including
filter-response shaping and harmonic matching to perfect the efficiency. The imple-
mented circuit exhibits a perfect Chybeshev filter response with an efficient measured
performance throughout the passband. Moreover, a stand-alone PA and filter are de-
veloped and cascaded as a control group for performance comparison. It is seen that
the overall efficiency of the conventional PA-filter cascade is highly sensitive to the
inter-connection-line length. This practical issue can be completely avoided by us-
ing the co-design approach, and it experimentally presents a higher efficiency than a
specific control group with an inter-connection line of 156◦ electrical length.
6.2 Matching Filter Design Theory
Traditionally, microwave circuits are designed under the condition that the impedance
of the input and output ports are 50 Ω so that they can be cascaded with other 50-
Ω-based microwave circuits. Microwave filters are usually designed such that they
exhibit the prescribed frequency response when their input and output ports are
connected to 50-Ω systems. Specifically, microwave bandpass filters are initially syn-
thesized with the normalized input and output impedances, while impedance scaling
is applied to design 50-Ω-based microwave bandpass filters. However, if another cir-
cuit which is supposed to be connected to the filter has a non-50-Ω impedance, then
a 50-Ω-based microwave filer is not the optimum solution in terms of the maximum
power transfer from one circuit to the other circuit in the cascaded system.
In this research, we design a microwave bandpass filter for connection to the
output port of the power amplifier. Conventionally, a PA is realized using a transistor
followed by an output matching network (OMN), which allows us to cascade the PA
with other 50-Ω-based microwave circuits. However, this OMN becomes unnecessary
if the following stage can provide a desired impedance for the transistor. In the PA-
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filter case, the microwave filter can be designed to yield a non-50-Ω input impedance
desired by the transistor. This co-design method allows us to remove the output
matching network of the PA.
In this investigation, a 2nd-order Chebyshev-response bandpass filter is designed
with 15-dB equi-ripple return loss. A (N + 2)× (N + 2) normalized coupling matrix




0 MS1 0 0
MS1 M11 M12 0
0 M12 M22 M2L




where MS1 and ML1 denote input and output external couplings, respectively, and
M12 represents inter-resonator coupling. M11 and M22 stand for the detuning of each
resonator’s resonant frequency from the center frequency of the filter’s frequency re-
sponse. M11 = 0 (or M22 = 0) indicates that the first resonator (or second resonator)
is tuned to the center frequency of the filter response. The relationship between a
non-zero M11, and the resonant frequency of the first resonator (f1) is given by









where f0 is the center frequency and Δ is the fractional bandwidth. For a non-zero
M22, we can find the resonant frequency of the second resonator, f2, by replacing
M11 in (6.1) by M22. The 2nd-order Chebyshev-response bandpass filter with 15-dB
equi-ripple return loss for the 1-Ω system can be obtained by using well-known filter




0 1.037 0 0
1.037 0 1.287 0
0 1.287 0 1.037




The identical response can be obtained for the case that the impedance of the
input port of the filter is other than 1-Ω. It can be done by having different MS1 and
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M11 values [67]. In this research, we present a simple design equation so that the
filter with an arbitrary input impedance can be designed with ease. It can be derived
by considering the normalized input impedance seen looking into the input port of
the filter at the center frequency. The filter with the coupling matrix (6.1) has the









at the center frequency. Butterworth and Chebyshev filters have M11 = M22 = 0.







If we want to have the identical frequency response with a different input impedance,
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Therefore, the identical frequency response can be achieved when the input port of









For example, the filter can be designed to have the 2nd-order 15-dB-equiripple Cheby-
shev response with the normalized input impedance of 0.5+ j0.5 within the passband
by setting M ′S1 = 1.467 and M
′
11 = 1.075. Fig. 6.2 shows the frequency response of
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the filter designed to have the 2nd-order 15dB-equiripple Chebyshev response with a
normalized input impedance of 0.5 + j0.5 within the passband, center frequency of
3.0 GHz, and fractional equi-ripple bandwidth of 3%. Fig. 6.2(a) shows that the filter
exhibits a distorted response when its input port is connected to the 1-Ω load. On the
other hand, Fig. 6.2(b) shows that the filter exhibits the desired response when its
input port is connect to the 0.5− 0.5j-Ω load due to the conjugate matching. It is of
note that we can obtain a desired frequency response from a filter with an arbitrary
input impedance by synthesizing a filter assuming that the impedance of both input
and output ports are 1 Ω followed by modifying the M ′S1 and M
′
11 using (6.8).
6.3 Design of High-Q Evanescent-Mode-Cavity Filter as Output Match-
ing Network
6.3.1 Transistor Selection and Characterization
To experimentally demonstrate the co-design concept of a PA and filter, a GaN
transistor (Cree CGH40010F) is selected as the power device of this circuit module.
The transistor is characterized using load-pull simulation with Agilent’s Advanced De-
sign Systems (ADS). The multi-harmonic load-pull simulation results are presented
in Fig. 6.3. Fig. 6.3(a) shows the optimal fundamental impedances at 3 GHz for
achieving maximum power added efficiency (PAE) and maximum output power, re-
spectively, while the contours of PAE (in red) and Pout (in blue) are also plotted.
For PA design at such a high frequency, optimal impedance matching of higher-order
harmonics is very important to ensure a high PA efficiency. Fig. 6.3(b) and (c) show
the PAE contours of the second and third harmonics, indicating the regions in which
the filter’s harmonic impedances need to be located to ensure a high PAE. The load-
pull simulation provides the reference impedance for designing the filter as an output
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Fig. 6.2. Frequency responses of the example filter synthesized with
non-1-Ω Zin: (a) plotted in the regular 1-Ω system, (b) plotted with
ZPort1 = 0.5− 0.5j.
6.3.2 Matching-Filter Realization
Based on the filter synthesis theory presented in Section 6.2, a 3%-bandwidth,
15-dB equi-ripple, second-order Chebyshev bandpass filter is designed and realized
with substrate-integrated, evanescent-mode (EVA) cavity resonators, as shown in
Fig. 7.4(a). Fig. 7.4(b) illustratively shows the cross-section view of a single EVA
resonator and the internal electromagnetic field distribution. To implement this res-
























Fig. 6.3. Load-pull simulation results of the CGH40010 GaN tran-
sistor at 3.0 GHz: (a) fundamental impedance, (b) second-harmonic
impedance, (c) third-harmonic impedance.
holes, as shown in Fig. 7.4. By placing a capacitive loading post in the center, the
electric field is predominantly concentrated in the gap between the post and the bot-
tom wall, which represents an effective capacitor. The magnetic field circles between
the sidewall and the post, forming a shorted coaxial line, which represents an effec-
tive inductor. Since the E-field and H-field are all stored in air and the current is


























Fig. 6.4. Evanescent-mode cavity filter: (a) 3-D illustration, (b) de-
scription of the EVA resonator.
The design of EVA cavity resonator with an optimized quality factor has been
well studied in [31,113,118]. This work follows a similar approach, in which the mod-
eling and simulation are performed using Ansoft High Frequency Structure Simulator
(HFSS). The final geometrical dimensions of the EVA cavity is listed in Table 7.2. A
gap spacing of 20 μm is selected here to result in a resonant frequency of 3 GHz, and
the simulated unloaded quality factor is around 680. The 2-pole filter is constructed
using two EVA resonators, as shown in Fig. 7.4(a). These two resonators are coupled
through a coupling iris, that forms the internal coupling coefficient (M12) and deter-
mines the filter bandwidth. The external couplings are realized using slot apertures
that are aligned with the direction of the magnetic field inside the cavity. The values





Cavity Radius R 7.2 mm
Cavity Depth D 3.15 mm
Post Radius r 1.2 mm
RF Gap g 20 μm
Simulated Qu 680
Equivalent Inductance 1.4 nH
Equivalent Capacitance 2.0 pF
the slots. The geometries of these coupling structures are eventually optimized using
HFSS, which are indicated in Fig. 6.5.
In conventional PA design, the impedance of the output matching network is
normally set to the point that leads to either maximum PAE (Zopt,PAE) or maximum
power (Zopt,Power). It can be seen from Fig. 6.3 that Zopt,PAE and Zopt,Power share
the same real part (≈11 in this design), while their imaginary parts are both very
small (Im(Zopt,PAE) ≈ 6, Im(Zopt,Power) ≈ 0). Therefore, the filter’s input impedance
Zin is tuned to the real value of 11 by properly selecting M
′
S1 (lengthening the input
coupling slot, as shown in Fig. 6.5) in equation (6.7), while the imaginary part of Zin
is kept to zero by setting M ′11 to 0 (resonator1 is not de-tuned). The small complex
offset of Zopt is obtained by placing a short tuning line with length of Lx in front of
the filter. It is important to note that this transmission line is necessary here to place
the bias line and DC-block capacitor for the transistor [10]. To match the transistor
impedance with a large imaginary part (e.g., a bare-die transistor [92]), a non-zero
M ′11 can be utilized to perform the matching by de-tuning the resonant frequency of






















Fig. 6.5. Finalized output matching network with the 2-pole
evanescent-mode cavity filter.
6.3.3 Optimization of Fundamental and Harmonic Matchings
The matching filter theory in Section 6.2 underlines that a Butterworth or Cheby-
shev filter response can be achieved for any given impedance of the source. In this
co-design case, however, the filter’s input port is not matched to a static source
impedance but the transistor’s output with a frequency-dependent impedance be-
havior. Thus, the filter’s input impedance needs to be properly selected to result in
a desired frequency response of the entire PA-filer module. However, it is found in
this design that neither of the conventional optimal points (Zopt,PAE and Zopt,Power)
leads to an expected Chebyshev filter response of the entire module, as indicated in
Fig. 6.6. Using ADS simulation, an optimized filter response (red curve in Fig. 6.6)
can be obtained by optimizing the tuning-line length (Lx). The load impedance ZL is
eventually set to a point in between Zopt,PAE and Zopt,Power (Lx = 2.5mm), as shown
in the inset of Fig. 6.6, leading to a flat pass-band and symmetrical skirt. Fig. 6.7
shows the input impedance of the designed filter (red dash-line), extracted from full-
wave simulation using HFSS. It can be seen that an optimized impedance matching
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Fig. 6.6. Simulated output power frequency response under a 28-dBm
input stimulus for different load impedance provided by the filter.
In addition to the fundamental impedance matching, harmonic impedance match-
ing is also important for achieving a high efficiency. As shown in Fig. 6.7, the second
harmonic impedance (Z2f0) of the initial filter does not fall in the high efficiency
region. Therefore, the bias line is utilized to further tune the harmonic impedance,
similar to the approach presented in [10]. This bias line is realized using a high-
impedance (75 Ω) short-ended transmission line appended to the transmission line
between transistor and filter. By properly selecting the bias-line length, the second
harmonic impedance is tuned to the high-efficiency region while the fundamental
impedance almost remains the same, as shown in Fig. 6.7. The third harmonic
impedance is located in the optimal region for both the initial and bias-line-tuned
filters, compare to the load-pull result shown in Fig. 6.3(c).
6.4 Design and Implementation of the Entire PA-Filter Module
6.4.1 PA Design
To complete the design of the entire circuit, input matching network is realized
using a single open-ended stub, which provides an input impedance of 3− 5j at 3.0











Fig. 6.7. Simulated ZL versus frequency provided by the filter.
A 17-nH inductor is connected to the end of the stub, and a 250-Ω resistor is in series
with the inductor as the amplifier stabilizer. From simulation using manufacturer’s
models, this network provides an impedance of |Z| > 350 at a frequency higher than
3 GHz, which presents an effective open. Another 17-nH inductor is connected to the
end of the output bias line to further prevent RF power leakage.
Simulation of the entire circuit schematic is performed using the Harmonic-Balance
simulator in ADS together with the filter model extracted from HFSS, as described
in Fig. 6.8. Fig. 6.9(a) shows the simulated efficiency and output power from 2.5−3.6
GHz with a constant 28-dBm input stimulus, indicating a 40-dBm output power
throughout the pass-band and a maximum efficiency of 77% at the center frequency
of 3.03 GHz. Fig. 6.9(b) presents the de-embedded drain current and voltage wave-
forms when the circuit is operating at 3.03 GHz. A quasi Class-J PA mode can be
seen from the current-voltage waveform shape.
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Fig. 6.8. Circuit schematic of the co-designed PA-filter module.
6.4.2 Fabrication
The PA-filter module is fabricated in a single 3.175-mm thick Rogers TMM3 sub-
strate. The front side and back side of the fabricated circuit are shown in Figs. 7.15(a)
and (b). The packaged transistor is placed in a metalized slot that is cut into the sub-
strate. Fabrication of the evanescent-mode cavities follows a process similar to those
of the stand-alone tunable filters in [31, 113]. The cavity and the capacitive post are
milled out inside the substrate. The electrical boundary of the cavity resonator is de-
fined by copper-platted through-substrate vias. To seal the cavity, two thick copper
plates are attached to the substrate by mechanical pressure using screws. The desired
20-μm gap is defined by copper plating, as shown in the inset of Fig. 7.15(b). Com-
pared to our previous works presented in [9,10], this fabrication technology avoids the
utilization of low-conductivity silver epoxy for cavity sealing, leading to an enhanced
quality factor.
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Fig. 6.9. Simulated results of the circuit schematic: (a) output power
and efficiency versus frequency with a 28-dBm input power, (b) in-
trinsic drain waveforms of voltage and current at 3.03 GHz.
6.5 Experimental Results and Discussions
6.5.1 CW Measured Results
The fabricated circuit is first measured using an Agilent E8361C performance
network analyzer (PNA). Fig. 6.11(a) shows the measured small-signal frequency
response, including S11, S21, and S22. In this measurement, the transistor gate is
biased at a Class-AB point, leading to a quiescent current of 260 mA at VDS=25 V.
The curves of S21 and S22 indicate a desired Chebyshev filter shape similar to the
stand-alone filters, while the pass-band has a small-signal gain of around 15 dB. The










Fig. 6.10. Fabricated PA-filter co-design module: (a) front side, (b) back side.
design value of 15 dB. This is basically caused by the load-line matching condition
imposed in the PA design, introducing slight mismatch in small-signal case.
The S11 shape is similar to a regular PA design, as the high-Q filter is completely
isolated by the transistor seen from the input port. The measured reflection coef-
ficient, S11, is around −3−−7 dB, slightly lower than the regular PA design such
as reported in [68]. This is mainly due to the fact that the input matching net-
work in this design does not include any additional stabilization resistance (e.g. series
and parallel resistors to the gate), since this amplifier have already been stable. In
practical applications, S11 might need to be further reduced by improving the input
matching [68]. Simulated results are also plotted in Fig. 6.11(a) for comparison, which
match well with the measurement. It is important to highlight that the simulated
S22 presents a 14.2-dB equi-ripple, slightly lower than the target value of this design.
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 Pin = 18 dBm
 Pin = 25 dBm
 Pin = 28 dBm
Fig. 6.11. Measured and simulated small-signal frequency response of
the co-designed PA and filter.
This is mainly due to the slight mismatch in the input port, induced by the load-line
matching imposed in the PA design.
Fig. 6.11(b) shows the large-signal frequency response of the co-design PA-filter
circuit. It can be seen that the gain drops as the input power level increases from
18 dBm to 28 dBm, which is due to the PA saturation. At the low input power of
18 dBm, the large-signal frequency response is in consistency with the small signal
results as expected.
The high-power continuous-wave (CW) test is then performed on the PA-filter
module. In this case, the transistor gate is biased at the pinch-off point of 3.3 V, while
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Fig. 6.12. Measured and simulated PA performance with a 28-dBm
frequency-swept input stimulus.


































Fig. 6.13. Measured PA performance versus input power at the center
frequency of the pass-band.
the drain is maintained at 25 V. The CW signal is generated by an Agilent E4433B
signal generator and boosted by a commercial PA (ZHL-16W-43+, Mini-Circuits [82])
to provide a sufficiently large input power to drive this PA-filter module. The PA
output power is measured using an Agilent E4419B power meter. Fig. 6.12 shows the
measured output power and efficiency across the frequency range from 2.7−3.4 GHz
with a constant input power of 28 dBm, indicating a measured efficiency of 71% at
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Fig. 6.14. Measured PA performance under various drain bias conditions.
the center frequency of 3.05 GHz. An efficiency of > 50% and output power of 40
dBm were measured across the entire pass-band. Also, a good agreement between
measurement and simulation can be seen from Fig. 6.12.
Subsequently, the dynamic response of the PA is measured by varying the input
power from 14−29 dBm, as shown in Fig. 6.13. Gain compression occurs when the
input power reaches 25 dBm and the highest PAE of 68% is achieved when the input
power is greater than 27 dBm. The circuit is further characterized with various
drain bias voltages under a constant 28-dBm input stimulus. As shown in Fig. 6.14,
optimized efficiency and PAE are achieved at the drain voltage of 25 V, which is
utilized throughout the entire measurement.
6.5.2 Linearity Evaluation Using Two-Tone Signal
The linearity performance of the co-designed PA and filter is evaluated using a
two-tone signal. The two-tone spacing is selected based on the passband of PA-filter
module. Thus, these two tones are placed at the upper and lower edges of the filter
pass-band, i.e., 3 GHz and 3.06 GHz, respectively. Fig. 6.15 shows the measured
and simulated results under a two-tone stimulus, including the output powers of
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Fig. 6.15. Measured and simulated linearity performance using two-tone signal.
fundamental and third-order intermodulation (IM3) components. The output third-
order intercept point (OIP3) is extracted by sweeping the input power of the two-one
signal, as illustrated in Fig. 6.15, leading to a measured OIP3 of around 60 dBm.
It is also seen from the simulation that < −25-dBc of IM3 is achieved even at the
saturated power level. These results compare favorably to those of the reported high-
linearity PA designs [64,135], indicating an excellent linearity performance of this PA.
This is due to the combined contribution of the PA operation mode (Class-J) and
narrowband filtering effect of the output matching network.
6.5.3 Comparison and Discussions
It has been shown in the above sections 6.5.1 and 6.5.2 that the co-designed PA-
filter module exhibits the desired filter behavior in its frequency response and good
PA performance in the filter passband. To further validate the effectiveness of this
approach compared to the conventional one, a control group is developed with a
stand-alone, harmonic-tuned, high-efficiency PA and a regular 50-Ω filter, which are
connected in cascade via a coaxial adaptor, as shown in Fig. 6.16. The detailed design






















































Fig. 6.16. Independent PA and filter cascade circuit for comparison:
(a) schematic model, (b) actual circuit.
the same EVA technology as the one in the co-design module. The simulated and
measured frequency responses of the designed filter are shown in Fig. 6.17, indicating
good agreement between these two cases. The simulated and measured insertion
losses (ILs) are 0.45 dB and 0.88 dB, respectively. This is mainly due to the slightly
degraded Qu of the fabricated EVA resonator.
For the PA-filter cascade topology in Fig. 6.16(a), it is found that the overall
performance is highly dependent on the electrical length (θ) of the inter-connection
structure, which is modeled as a 50-Ω transmission line in both lossless and lossy
cases. This is because the PA is highly sensitive to the output impedance at both
fundamental and harmonic frequencies. The reflection between PA and filter on the
inter-connection line is a very complicated phenomenon [107]. However, the overall
efficiency of the entire topology can be easily extracted from HB simulation using
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Sim. IL = 0.46 dB
Mea. IL = 0.88 dB
Sim. Q  = 680
Mea. Q  = 560
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Fig. 6.17. Measured and simulated frequency response of the 50-Ω filter.
ADS. It is seen that the filter causes a significant efficiency drop from that of the
stand-alone PA (83.5%) due to the filter’s insertion loss and mismatch. The simulated
efficiency (at saturated power level) versus θ is plotted in Fig. 6.18, showing a large
fluctuation of the efficiency varying from 65%−79%. This is mainly due to the fact
that the input impedance of the stand-alone filter is not exactly 50 Ω, as shown in
Fig. 6.17, so that different θ leads to different impedance presented to the PA output.
If the loss of the inter-connection line is considered, the efficiency is further degraded
as θ increases. The estimated total electrical length of the inter-connection line is
around 156◦ as indicated in Fig. 6.18, jointly contributed by the on-board lead TLs
and the coaxial adaptor. This leads to an overall efficiency of around 71%−72% for
the control group, which is 5% below the co-design case in ADS simulation.
In the experiment, a power-swept CW measurement is conducted with the control
group at the center frequency of the filter at around 3.03 GHz. The measured results
are shown in Fig. 6.19 for comparison. It can be seen that the filter experimentally
causes an efficiency drop of the PA from 80% to 64% at power saturation, while
the co-design approach enhances the overall efficiency to around 72%. These results
underline that in a real system, the length of the inter-connection line between the
PA and filter needs to be properly tuned to yield a good overall performance, or the
filter effect can be lifted by placing a circulator between them. However, both of them
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Fig. 6.18. Simulated effect of inter-connection line on the overall per-
formance of the cascade of independent PA and filter.
















Normalized Input Power (dBc)
Fig. 6.19. Comparison of measured performance between conventional
and co-design modules.
lead to increased complexity, space, and loss. The co-design approach is an effective
solution that achieves an optimized design of the PA and filter building-blocks in a
microwave transmitter front-end.
The linearity performances of these two cases are also compared. Fig. 6.20 shows
the simulated IM3 at saturated power level versus different frequency spacing (Δf) of
the two tones. For small Δf (< 20 MHz), the co-designed PA and filter exhibits lower
IM3, indicating a better intrinsic linearity of the PA due to the fact that the IM3
components are still located in the passband. When Δf is larger than 20 MHz, the
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Fig. 6.20. Comparison of linearity performance (simulated IM3 at
saturated power) between conventional and co-design modules.
IM3 decreases due to filtering effect, while the conventional design starts to present
better linearity. In general, the linearity feature of the co-designed PA and filter com-
pares favorably to the conventional design, which means that the validated efficiency
enhancement is not achieved by suffering linearity.
6.6 Co-Design of PA and Three-Pole High-Q Tunable Filter
In this section, the co-design method is further extended to the case of PA inte-
grated with a three-pole tunable filter.
6.6.1 Three-Pole Filter Synthesis
Fig. 6.21 shows the three-dimensional (3D) illustration of the co-designed PA
and filter. It can be seen that the microwave cavity filter is directly connected to
the transistor’s drain node, and no matching network is employed. The key enabler
for this co-design technique is the matching filter, which not only needs to provide






















Fig. 6.21. 3-D illustration of the PA with a tunable 3-pole evanescent-
mode-cavity filter.
In this investigation, a 3rd-order Chebyshev-response bandpass filter is designed
with 20-dB equi-ripple return loss. Such a filter can be represented by a (N + 2) ×




0 MS1 0 0 0
MS1 M11 M12 0 0
0 M12 M22 M23 0
0 0 M23 M33 M4L




where MS1 and ML1 denote input and output external couplings, respectively, while
M12 and M23 represent inter-resonator couplings. M11, M22 and M33 stand for the
detuning of each resonator’s resonant frequency from the center frequency of the fil-
ter’s frequency response. For the filter with the coupling matrix (6.9), the normalized






assuming M22 and M33 are both zero. The derived coupling matrix for a regular




0 1.0825 0 0 0
1.0825 0 1.0302 0 0
0 1.0302 0 1.0302 0
0 0 1.0302 0 1.0825




As indicated in (6.10), Zin can be set to any wanted values by modifying MS1 and
M11, while maintaining the same Chybyshev filter response as the regular case [67].
The filter is physically built using evanescent-mode cavity resonators [114], as
shown in Fig. 6.21. This type of resonator is constructed by placing a loading post at
the center of a cylindrical cavity. The resonant frequency can be shifted by changing
the gap spacing between the bottom wall and the center post, which is realized in
this work using a tuning screw as depicted in the inset of Fig. 6.21. In this 3rd-order
filter design, three EVA resonators are coupled through coupling irises, forming the
mutual coupling coefficients (M12 and M23). The external couplings (MS1 and ML1)
are realized using the slot apertures, whose size determines the coupling strength.
6.6.2 Co-Design and Implementation of PA-Filter
A 10-W GaN transistor (Cree CGH40010F) is utilized in this design. Its desired
output impedance at 3-GHz is extracted from load-pull simulations, as indicated
in Fig. 6.22(a). It is found in the simulation that the regular efficiency-optimized or
power-optimized impedance is not the optimal point for the co-design of PA and filter
in terms of filter shape and PA efficiency performance. In this design, the filter input
impedance is set to a point (ZOpt.≈13+5j) in between ZOpt.,PAE and ZOpt.,Power as
shown in Fig. 6.22(a). This yields desired filter frequency response while maintaining






























Fig. 6.22. Matching filter design: (a) load-pull results and input
impedance trajectory, (b) frequency response of the designed filter.
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Fig. 6.23. Simulated large-signal frequency response of the co-
designed PA-filter under 30-dBm input stimulus.
The real part of 13 is created by increasing the input coupling (MS1) from 1.0825
to 2.0925, which is physically realized by enlarging the input coupling aperture as
indicated in Fig. 6.21 The small imaginary part of 5 is achieved by placing a tuning
line between the transistor and the intrinsic filter, as indicated in Fig. 6.21. We can
have a non-zero M11 to perfect the imaginary part when the filter is tuned to other
frequencies. Fig. 6.22(a) show the input impedance of the designed filter, (ZFilter,
varying from 2.6−3.4 GHz). It presents an expected Chebyshev filter shape with 1.7%








Fig. 6.24. Fabricated PA-filter co-design module: (a) front side, (b)
back side (before packaged).
Fig. 6.22(b). The unloaded quality factor of the EVA resonator is around 2500,
extracted from full-wave simulation.
The input matching network of the PA is designed using a two-stage lowpass
network implemented with transmission lines [9], as shown in Fig. 6.21. Fig. 6.24
illustrates the fabricated circuit of the co-designed PA and filter module. The PA
circuit is printed on a Rogers 5880 PCB board [Fig. 6.24(a)], which is laminated on
the copper substrate containing evanescent-mode cavities [Fig. 6.24(b)]. The gate
bias is applied through a 250-Ω resistor and a 17-nH inductor. A high-impedance
short-circuited stub is appended to the tuning line to supply the drain bias. This
bias line is also utilized to further optimize the harmonic impedances presented to
the transistor.
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Fig. 6.25. Small-signal frequency response: (a) measured and sim-
ulated results at 3.1-GHz, (b) measurement over the entire tuning
range.
6.6.3 Experimental Results
Small-signal measurement is first conducted with the fabricated PA-filter mod-
ule to determine its frequency response and tuning range. Fig. 6.25(a) shows the
measured S-parameters when the circuit is operating at 3.08 GHz. A perfect Cheby-
shev filter shape is achieved with 15.5-dB small-signal gain in the passband and 3-dB
bandwidth of 54 MHz (≈ 1.7%). Simulation results are also shown in Fig. 6.25(a)
indicating a good agreement with the measurements. The achieved equi-ripple return
loss is increased to 10-dB, compared to the static case in Fig. 6.10(b), mainly due
to the load-line matching condition applied in the PA design. Fig. 6.25(b) shows the
tunable range of this PA-filter module. Desired filter response and pass-band perfor-
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Fig. 6.26. Measured PA performance versus input power at 3.1-GHz.






























Fig. 6.27. Measured PA performance over the entire tuning range.
mance are achieved when the circuit is tuning from 2.95−3.35 GHz. A small-signal
gain of > 10 dB is obtained throughout the entire frequency tuning range.
Then, the large-signal measurements are carried out. Fig. 6.26 shows the measured
PA performance under various input powers when the circuit operating at the center
frequency of 3.1 GHz. The PA gain starts to compress at a input power of 24 dBm.
The highest PA efficiency of 67% is achieved at a gain compression of ≈ 2 dB with a
maximum output power of 40 dBm. Simulation results are also plotted in Fig. 6.26 for
comparison. The measured PA performance is slightly lower than the simulated one,
mainly caused by the degraded quality factor of the resonators due to the inaccuracies
and imperfections involved in the fabrication process. The measured efficiency can be
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de-embedded to the transistor drain plane by subtracting the filter loss (simulated)
from the original data. Thus, the equivalent drain efficiency is around 82% as shown
in Fig. 6.26, which is consistent with the state-of-the-art PAs. Fig. 6.27 shows the
measured PA performance at the maximum power level over the entire tuning range.
Around 40-dBm output power, 10-dB gain, and 51%−67% efficiency were measured.
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7. HIGHLY LINEAR AND HIGHLY EFFICIENT
DUAL-CARRIER POWER AMPLIFIER
7.1 Introduction
As the wireless communication technology keeps evolving, multi-carrier schemes
are being incorporated into today’s communication standards, e.g., global system for
mobile communications (GSM), code division multiple access (CDMA), high speed
packet access (HSPA), and long term evolution (LTE). Compared to the conventional
single-carrier technology, multi-carrier schemes significantly enhance the data trans-
mission speed, spectrum access efficiency, and user capacity [137–140]. However, this
multi-carrier operation is also accompanied by many practical challenges in the design
and realization of high-performance, low-cost, and low-complexity hardware. For ex-
ample, the simultaneous requirements of efficiency and high-linearity pose significant
challenges to multi-carrier transmitters.
Existing solutions for amplifying multi-carrier signals are typically based on two
different philosophies, as shown in Fig. 7.1: a) using a single broadband PA cover-
ing all carriers that have been combined at the intermediate frequency (IF) mod-
ule [141–145], b) having each of the single carriers supplied to different narrowband
PAs and combined at the output [146]. For the first solution, the multi-carrier sig-
nal introduces large envelope fluctuation leading to low average PA efficiency and
increased linearization complexity. On the other hand, the second approach mainly
suffers from considerable combining loss, because each time the signals are combined,
the output power drops by at least 50% given ≥ 3-dB loss for a typical planar com-
biner [146]. Multiplexer can be considered as a promising solution for combining
different carriers. However, the frequency spacing between two nearby carriers is
















Fig. 7.1. Power amplification of multi-carrier signals: (a) carriers
combined at IF before feeding into PA, (b) carriers combined at PA
outputs.
one single network operator, thus requiring very high order filters with ultra-steep
stop-band responses and high quality factor for low insertion loss. This may lead to
increased implementation difficulty and performance degradation.
In this paper, efficient and linear amplification of dual-carrier signals is investi-
gated based on a novel carrier combiner. Specifically, high-Q (> 2000) bandstop
filters (BSFs) [147–150] are for the first time utilized to implement a diplexer ca-
pable of effectively combining two frequency components with ultra-small frequency
separation, e.g., down to 5 MHz, which is difficult to achieve by regular bandpass
diplexers. A demonstration dual-carrier PA, in which the diplexer is realized with
two second-order BSFs, is described in this paper. The integrated dual-carrier PA
exhibits very good linearity performance with < 40 dBc of high-order intermodula-
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tion components and high power added efficiency of up to 71%. These promising
results demonstrate that the proposed PA architecture yields an effective solution for
linearly and efficiently amplifying dual-carrier signals.
7.2 Design and Implementation of Diplexer with Ultra-Narrow Frequency
Spacing
7.2.1 Comparison of Diplexer Implementation with Different Filter Types
A diplexer is a three-port device that can combine/split signals from/into dif-
ferent communication channels, e.g., transmitter & receiver channels. As shown in
Fig. 7.2, it consists of two filters whose pass-bands fall on the stop-bands of each other,
while these two filters are properly designed and connected through an optimized T-
junction. Regularly, bandpass filters are utilized to build diplexers [151–155], as shown
in Fig. 7.2(a). Alternatively, in some cases, a pair of lowpass filters (LPFs) and high-
pass filters (HPFs) can also be the solution [156–158], as illustrated in Fig. 7.2(b).
However, when the frequency spacing is small (typically < 1% fractional spacing for
two carriers), very steep stopband responses are needed, requiring very high filter
order. For example, to achieve 30-dB isolation at Δf = 10 MHz (centered at 2
GHz), at least a 9th order bandpass filter with 1% fractional bandwidth is needed
with > 5000 quality factor to maintain < 0.5-dB insertion loss. For the LPF&HPF
case, > 15th order filters are required to achieve the same amount of isolation. These
results are obtained from Agilent Advanced Design System (ADS, [76]) simulations
using its symbolic filter models, as summarized in Table 7.1.
It is important to note that if we only consider combining two carriers, the redun-
dant frequency selectivities (or band rejections indicated in Figs. 7.2(a) and (b)) are
not necessary. To lift these restrictions, the isolation can be concentrated to only the
unwanted carrier frequencies, respectively, leading to the case of bandstop filters as
shown in Fig. 7.2(c). In this way, the optimal solution can be achieved with the lowest
circuit complexity and quality factor, as no unnecessary rejection bands are imposed
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Fig. 7.2. Implementation of diplexer using different filter types for
combining the carriers: (a) bandpass filters, (b) lowpass and highpass
filters, (c) bandstop filters.
on the filters. From ADS simulations, only 2nd-order BSFs and 2500 quality factor
are sufficient for yielding 30-dB isolation under the identical frequency conditions, as
displayed in Table 7.1.
7.2.2 Design and Implementation of Diplexer using High-Qu Evanescent-
Mode-Cavity Band-Stop Filters
Fig. 7.3 shows the topology of the proposed diplexer. In this design, the diplexer
consists of two 2nd-order bandstop filters whose rejection bands are placed at one of
the two carrier frequencies, f1 and f2, respectively. The equivalent circuit model of
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Table 7.1
Requirements of Different Filter Types For Achieving the Same Isolation
Filter∗ f0 Δf Isolation Order Qu
BPFs 2GHz 10MHz, 0.5% 30 dB 9 5000
LPF&HPF 2GHz 10MHz, 0.5% 30 dB >15 >3000
BSFs 2GHz 10MHz, 0.5% 30 dB 2 2500
∗ These values are calculated using symbolic filter models in ADS.
















Fig. 7.3. Schematic of diplexer implemented using bandstop fil-
ters, showing the equivalent-circuit and physical models based on
evanescent-mode cavities.
the BSF is shown in Fig. 7.3, which is built using two coupled resonators connected
through a λ/4 line serving as the source-to-load coupling structure. This BSF is
physically realized using high-Q evanescent-mode (EVA) cavities, as shown in Fig. 7.3.
The cross-section view of the EVA cavity is shown in Fig. 7.4. It is constructed
by placing a loading post at the center of a regular cylindrical cavity. Therefore, the

















Fig. 7.4. Cross-sectional view of the evanescent-mode cavity.
to the copper cavity using screws. This parallel-plate geometry creates the dominant
effective capacitance of the resonator tank. The magnetic field is distributed circularly
between the center post and the side boundary. Such a coaxial structure can be
treated as a short-ended transmission line, forming the dominant effective inductance.
This type of resonator can yield very high unloaded quality factor (Qu) ranging from
500−2000 in [159–162] and has been extensively utilized to realize narrowband filters
[159–162]. Fig. 7.5(a) shows the frequency response of one of these two bandstop filters
with a spectral notch at f1 (= 2 GHz). The results are obtained from simulation with
the equivalent circuit model using ADS.
When integrated into the diplexer, the notches of these two BSFs are designed
to present an open circuit (O.C.) at the combining node. This is physically achieved
by properly tuning the offset line length, as illustrated in Fig. 7.3. In this way, each
of the BSFs rejects an unwanted carrier while not affecting the transmission feature
of the other path. The inset of Fig. 7.5(a) shows the input impedance (Zin) of the
designed BSF versus frequency. It indicates that the notch at f1 corresponds to the
open circuit point, while the other carrier frequency of f2 (≈ 2.005 MHz in this case)
falls in the passband of the filter. In this case, the insertion loss (IL) of one path is
determined jointly by the isolation (IS) of BSF in the other path and the insertion
loss of the BSF in the same path, which can be expressed as
ILDPX ≈ ILBSF1 + 1
ISBSF2
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Fig. 7.5. Simulated frequency response of the designed 2-pole BSF
extracted from: (a) circuit simulation, (b) full-wave simulation.
For the BSF topology shown in Fig. 7.3, isolation and bandwidth of one BSF are
both determined by the impedance transformation ratio n, given a specific frequency
spacing of two carriers (Δf) and a constant quality factor of the resonators. There-
fore, the transformation ratio plays a crucial role in determining the IL of each path.
Fig. 7.6 shows the frequency response of the integrated diplexer under different trans-
formation ratio n, which strongly impacts both the passband and stopband features
of the two paths of diplexer. These results are extracted from ADS simulation with
the circuit model in Fig. 7.3.
Fig. 7.7(a) summarizes the calculated BSF bandwidth and isolation versus n. It
can be seen that the 3-dB bandwidth is solely dependent on n, when Q is fixed,
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Fig. 7.6. Frequency response of diplexer’s transmission coefficients
under different transformation ratios, n.






































































Fig. 7.7. Design trade-off for the entire BSF diplexer: (a) bandwidth




Dimensional Parameters of Evanescent-Mode Cavity
Parameter Value
Cavity Radius R 21.5 mm
Cavity Depth H 12 mm
Post Radius r 0.38R mm
RF Gap g 1.0 mm
Simulated Qu 3500
indicating that a stronger coupling (smaller n) leads to a wider bandwidth. The
isolation is determined jointly by n and Qu. Fig. 7.7(b) depicts the relation between
n and the insertion loss over one path of the diplexer. It underlines that the minimum
insertion loss is achieved around an optimal coupling value of n = 18. Then, another
study is performed on IL of the diplexer versus resonator quality factor with an
optimized value of n, as shown in Fig. 7.7(c). It can be seen that IL decreases
sharply as Qu increases from 500 to 2500, above which IL is below 1 dB and its
degradation substantially diminishes. The results exhibited in Fig. 7.7(c) suggest that
a trade-off between Qu (size) and IL can be conducted according to different target
applications, while a good balance can be considered with Qu between 3000−6000.
To obtain Qu > 6000, unloaded cavities are basically required, leading to significantly
increased size.
In this design, Qu of around 3500 is selected to implement the diplexer, which is
realized by optimally constructing the geometry of the EVA cavity [161]. The phys-
ical model of the BSF is established and simulated using ANSYS High Frequency
Structure Simulator (HFSS). The simulated results are shown in Fig. 7.5(b), indi-
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IL = 0.80 dB
Fig. 7.8. Simulated frequency response of the designed BSF diplexer:
(a) transmission coefficients, (b) reflection and isolation coefficients.
mainly due to the non-ideal effect of the coupling aperture. The final dimensions of
the designed evanescent-mode cavity are summarized in Table 7.2.
Fig. 7.8(a) shows the simulated S21 and S31 of the integrated BSF diplexer, exhibit-
ing the desired passbands and stopbands at f1 and f2, respectively. For frequencies
other than the f1 to f2 band, this circuit acts as a regular 3-dB T-junction com-
biner/divider. It can also be seen from Fig. 7.8(a) that the simulation results of the
circuit model and full-wave model match each other well, further validating the ro-





Fig. 7.9. Fabricated diplexer: (a) front side, (b) back side before sealed.
approximately corresponds to Qu of 3500. Fig. 7.8(b) shows the reflection coefficient
at the combining node (Port1) and the isolation between Port2 and Port3. It can be
seen that higher than 40 dB of isolation is achieved around f1 and f2, respectively.
7.2.3 Fabrication and Experimental Results
The designed BSF diplexer is fabricated, as shown in Figs. 7.9(a) and (b). The
cavities, posts, and coupling apertures are defined in a copper substrate, while a
Rogers 5880 PCB board with transmission line structures on it is laminated on the
top of the copper substrate. The cavities are then sealed by attaching two metal plates
onto the bottom of the substrate, which are fixed using screws. The entire diplexer
is measured using a multi-port Performance Network Analyzer (Agilent E8361C).
Fig. 7.10(a) shows the measured transmission coefficients versus frequency with Δf =
5 MHz (same condition as the design presented in Fig. 7.8). The measured results
agree well with the simulation except the measured isolations are reduced to around 31
dB. This is mainly caused by the reduced quality factor of the fabricated EVA cavity
resonator and weak coupling (EM-field leakage) between two resonators induced by
fabrication imperfections, e.g., surface roughness. The measured insertion loss is
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Fig. 7.10. Measured and simulated frequency response (transmission
coefficients) of the fabricated BSF diplexer: (a) Δf = 5 MHz, (b)
Δf = 10 MHz.
around 1.01 dB, and the corresponding Qu of the fabricated EVA resonator is around
3000. In addition, this design is slightly modified by tuning f2 to 2.01 GHz (Δf = 10
MHz), which is physically realized by changing the gap distance of the EVA resonators
of the BSF1 depicted in the inset of Fig. 7.5(a). The measured results are plotted
in Fig. 7.10(b). The insertion loss improves to 0.73 dB, because each of the carrier
frequencies, i.e., f1 or f2, is located farther away from the BSF’s notch in its passing
path leading to enhanced transmission.
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Table 7.3
Optimal Load and Source Impedances of the GaN Transistor in the
High-Efficiency PA Design
Load Fundamental 2nd 3rd
ZL,Opt. 15 + 5j 34.8j 61j
ZOMN 15.2 + 4.8j 0.5 + 35.8j 1 + 66.5j
ZS,Opt. 5 + 1.2j N/A N/A
















Fig. 7.11. Circuit schematic of the designed high-efficiency power amplifier.
7.3 Highly Efficient Power Amplifier
7.3.1 Design
To demonstrate the entire concept, high-efficiency saturated-mode PAs [32,92] are
realized. GaN transistors (Cree CGH40006, 6 W) are utilized as the RF power device.
In this work, we follow the typical design procedure of a saturated PA, which has been
detailedly described in [92]. The design starts with transistor modeling, in which load-
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Fig. 7.12. Simulated voltage and current waveforms at the intrinsic




Fig. 7.13. Fabricated high-efficiency power amplifier.
pull simulations are carried out using ADS to obtain the optimal fundamental and
harmonic loads. The desired load impedances are summarized in Table 7.3.
The circuit schematic is shown in Fig. 7.11, indicating the input and output match-
ing networks. Optimal second and third harmonic loadings are performed using two
open-circuited stubs, which are quarter-wavelengths at 2f0 and 3f0, respectively, and
are connected to the GaN transistor through a tuning line. The fundamental load
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Fig. 7.14. Measured PA performance versus input power at 2 GHz.
Signal Generator 2
Spectrum Analyzer




Fig. 7.15. Fabricated dual-carrier power amplifier and testing setup.
matching is then conducted using the network shown in Fig. 7.11, in which the biasing
circuit is also included. The designed PA is eventually optimized together with the
diplexer to perfect the overall performance. The finalized design parameters of the
output matching network are listed in Table 7.3, including the load impedances at
the first three frequency components.
For the source matching, the optimal source impedance is extracted from source-
pull simulation. In this case, only the fundamental impedance is considered, which
is provided by the input matching circuit as shown in Fig. 7.11. The entire PA
circuit is simulated using ADS Harmonic Balance (HB) simulator. Fig. 7.12 shows
the waveforms of voltage and current at the intrinsic drain of the transistor when the
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PA is operating at the saturated power level of around 6 W. It clearly illustrates a
saturated behavior of this PA with a half-sinusoidal voltage waveform and a slightly-
bifurcated current waveform [32, 92], corresponding to a very high efficiency of 86%.
7.3.2 Implementation and Experimental Results
The designed power amplifier circuit is fabricated, which is shown in Fig. 7.13.
The amplifier stability is enhanced using a 250-Ω resistor connected to the gate bias
line. The drain node of the transistor is biased at 28 V. The gate bias is set to −2.8
V, slightly below the threshold (≈−3.3 V) for the maximized PAE. The measured PA
performance versus input power is plotted in Fig. 7.14. It can be seen that the highest
PAE of 81.6% occurs at an input power of around 23-dBm, roughly corresponding to
the 3-dB gain compression point with 85% efficiency, 38.5-dBm output power, and
15-dB gain. These results are consistent with state of the art PAs [61, 92, 95], to the
authors’ best knowledge.
7.4 Integration and Measurement of the Entire Dual-Carrier Power Am-
plifier
Fig. 7.15 shows the integrated module of the dual-carrier PA. The stand-alone
PAs and the diplexer are connected through two adaptors, allowing independent
prescription of each parts in advance of integration. The testing setup is also shown
in Fig. 7.15. It can be seen that two carriers are generated using two signal generators
(Agilent 4433B) and the output signal is measured by a spectrum analyzer.
7.4.1 Continuous-Wave Evaluation
When the PAs are integrated with the diplexer, the overall efficiency of the entire
module is highly dependent on the diplexer’s insertion loss, which is dependent, in
this implementation, on the frequency spacing, Δf . Fig. 7.16 plots the simulated and
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Fig. 7.16. Simulated and measured diplexer IL & overall efficiency
versus frequency spacing, Δf .
measured insertion loss (IL) of the diplexer as a function of Δf . It can be seen that
IL deceases sharply with Δf until it reaches a saturated value for Δf > 10 MHz,
which means that the frequencies of the transmitted carriers are located completely
out of the BSFs’ notches. Accordingly, the overall efficiency (at saturated power) has
an oppositely similar behavior with respect to Δf , as shown in Fig. 7.16.
Figs. 7.17(a) and (b) show the measured spectra corresponding to the two mea-
sured data points in Fig. 7.16 with 5 and 10-MHz Δf , respectively. The measured
PAE is 60.8% (72.8% MHz) for Δf = 5 MHz (= 10 MHz), with high-order inter-
modulation components smaller than −40 dBc for both cases. These small inter-
modulation products are basically due to the finite isolation between the two paths.
Fig. 7.18 shows the measured performance of the dual-carrier PA as a function of
the input power of each carrier, Pin, where Pout represents the average output power
of two carriers. It can be seen that PA saturation starts at an input carrier power
of Pin = 18 dBm, which accompanied by a sudden jump of the third order inter
modulation (IM3) from ≈ −53 dBc to ≈ −40 dBc. The highest PAE is achieved at
roughly the 3-dB compression point with Pin = 24 dBm. Subsequently, we tested
the dual-carrier PA under different drain bias voltages, VDS. Fig. 7.19(a) exhibits the
measured output power, efficiency, and PAE when VDS varies from 18 to 28 V. Within
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Fig. 7.17. Measured output spectrum of the dual-carrier PA with: (a)
Δf = 5 MHz, and (b) Δf = 10 MHz.
this range of VDS, a Pout variation from 34 to 38 dBm was measured with a constant
efficiency and PAE of ≈ 73% and ≈ 70%, respectively. The measured IM3 versus VDS
is plotted in Fig. 7.19(b), indicating an average IM3 below 40 dBm throughout the
measured VDS range.
7.4.2 GSM-Modulated Evaluation
To evaluate the PA’s performance in actual communication systems, it is tested
using a dual-carrier GSM signal modulated using Gaussian Minimum-Shift Keying
(GMSK) with a modulation symbol rate of 3 Msps, which are generated by the two
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Fig. 7.18. Measured performance of the dual-carrier PA under the
stimulus of a power-swept input signal.
Agilent E4433B signal generators in Fig. 7.13. The carriers’ frequency separation is
10 MHz in this case, and each carrier has a constant envelope. The bias condition
in this case is identical to that applied in the CW testing in the above section.
Fig. 7.20(a) shows the measured output spectrum of the PA at the saturated output
power level of 38 dBm for each carrier. The measured IM3 is around −41.5 dBc
with efficiency and PAE of around 73% and 70.5%, respectively. These modulated
measurement results agree well with the CW results presented in the above section
7.4.1. Fig. 7.20(b) shows a close-up view of the output spectrum, displaying the two
fundamental frequency components. The input signal is also plotted for comparison.
It can be seen that the output carrier signals are almost distortion free compared to
the input ones, indicating a good phase linearity of the designed PA.
The measured results compare favorable to other recently reported multi-carrier
PAs, as summarized in Table 7.4. In particular, our technique exhibits the highest
efficiency when amplifying a dual-carrier signal, while requiring no additional lin-
earization for achieving a low IM3 of −40 dBc.
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Fig. 7.19. Measured performance of the dual-carrier PA with different
drain bias voltage: (a) PA performance, (b) lower and upper IM3s.
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Fig. 7.20. Measured output spectrum with dual-carrier GSM input











[141] Doherty 2.14/10 20 49 −25
[143]
Class AB








1.74/0.05 14 ≈ 55% −49
Doherty
[135] Doherty 2.14/10 100 < 60%† −29
This Combiner 2.0/5 16 61% −40
Work -Based 2.0/10 16 70% −41
∗ With stimulus of four-carrier GSM signal.
† Maximal CW efficiency.
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8. MICROWAVE HIGH-POWER LIMITATIONS OF
TUNABLE EVANESCENT-MODE CAVITY FILTERS
8.1 Introduction
Power handling of these filters is of particular practical importance since many
emerging applications require high transmitting powers to boost system range and
capabilities. Typical hardware examples include satellite communication systems,
macro base-station transmitters, and radar transmitters. Therefore, a thorough un-
derstanding of high-power-induced performance degradation and failure is critical
for realizing reliable high-power filters. The high-power breakdown mechanism of
microwave devices involves solid dielectric breakdown, gas discharge, and electrome-
chanical non-linearities of the tuning elements.
Electromechanical non-linearity, regarded as “self-actuation” effect, is the most
critical phenomenon in narrowband tunable filters as the resonant frequency is very
sensitive to the tuning-element deflection. This effect has been studied on a single
EVA cavity resonator with MEMS diaphragm tuner in [164], showing a high-power
induced distortion in the frequency response of the resonator. The power handling
of MEMS EVA resonator is typically < 1-W due to the fairly low spring constant of
the diaphragm. This chapter focuses on the power handling of a two-pole EVA cavity
filter (Fig. 8.1) with integrated piezoelectric actuators, which are much stiffer than
the MEMS diaphragms. Moreover, the distortion level of the frequency response is
quantified in order to extract the criterion for power-handling evaluation. The high
power effect on the filter tuning range and distortion ratio of S21 is investigated using
both theoretical model and experimental results. Specifically, a 2.4−2.8 tuning range


















Fig. 8.1. Evanescent-mode cavity filter: (a) 3-D illustration, (b) cross-
section view of the evanescent-mode cavity.
Microwave discharge in gases is another major limiting factor in filters’ power
handling. Both high DC and RF fields can ignite discharge [165,166]. Gas discharge
primarily involves two physical phenomena: a) field emission, and b) gas ionization
(induces secondary emission), as indicated in Fig. 8.2(a). The air gap spacing and gas
pressure determine the relative importance of each of these mechanisms [167]. Several
resent studies have theoretically and experimentally analyzed these effects [166, 168,
169]. Both high DC and RF fields can ignite discharge [165, 166]. Gas discharge
primarily involves two physical phenomena: a) field emission, and b) gas ionization
(induces secondary emission), as indicated in Fig. 8.2(a). The air gap spacing and
gas pressure determine the relative importance of each of these mechanisms [167].
Several resent studies have theoretically and experimentally analyzed these effects










































Gas Discharge In Small Air Gap(a) (b)
(c)




Fig. 8.2. (a) Illustrative description of gas ionization and field emis-
sion. (b) Simulated E-field on top wall with 45.3-dBm input power.
(c) Evanescent-mode cavity schematic used in this study.
a heavily-loaded evanescent-mode (EVA) cavity, as shown in Fig. 8.2. Such cavities
have been widely utilized in developing high-performance filters [167]. Gas discharge
modeling based on molecular dynamics is performed to understand the small (10s
of μm) air gap behavior. High-power experimental characterization validates the
simulated observations while also presenting both instantaneous and long-term effects
of the microwave discharge.
8.2 Mechanical Deflection Due to High RF Signals
8.2.1 CAD Modeling and Quantification of Distortion Level
Equivalent Circuit
A second order Butterworth bandpass filter is designed with two EVA cavities
coupled together through a coupling iris, modeled as a π-inverter, shown in Fig. 8.3(a).
The EVA cavity resonator is the distributed implementation of a lumped-component
resonator, which is modeled as a shunt LC tank, where Cr and Lr are the equivalent
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capacitance and inductance, respectively. The input and output impedance matching
is achieved through identical coupling apertures, modeled as transformers. The RF
voltage of the resonators can be calculated by
VRF1 = nVin = n
√
2Z0Pin,
VRF2 = nVout = n
√
2Z0Pout, (8.1)
where n is the transformation ratio.
Non-Linear Varactor Model
The tuning mechanism of the EVA resonator is to change the capacitance formed
by the post and top wall, thus changing the resonant frequency. The mechanical
behavior of a piezoelectric (PZT) actuator can be modeled as a simple 1-D spring-
mass model shown in Fig. 8.1(b). The membrane deflection is proportional to the
external force which consists of an actuation force from the PZT tuner and a quasi-
electrostatic force from the RF signal, which is given by
Δg = kFext = k(FDC + FRF ), (8.2)
where k is the spring constant of the PZT membrane. The RF-power induced force




4(g0 −Δg)2 , (8.3)
A non-linear varactor model based on implicit equations (8.2) and (8.3), introduced
in [164], is adopted in this Chapter to represent the PZT-tuned EVA filter. It is
established in Agilent Advanced Design Systems (ADS) using a 4-port Symbolically-
Defined Devices. As shown in Fig. 8.3, the voltages at four ports of the model are
defined as:
1. Port 1: PZT Membrane deflection Δg;
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R = 1 Ω 
SDD4P






















Fig. 8.3. CAD modeling: (a) circuit schematic of evanescent-
mode cavity filter, (b) non-linear varactor model using ADS 4-port
Symbolically-Defined Devices (SDD).
2. Port 2: RF voltage VRF ;
3. Port 3: Total external force on the PZT membrane;
4. Port 4: Actuation force of the PZT actuator.
8.2.2 Filter Frequency-Response Distortion Ratio
In [164], it was determined that the frequency response of EVA resonator distorts
as the RF power pulls the top membrane towards the post. The circuit schematic
with the non-linear varactor model is simulated using ADS Harmonic-Balance simu-
lator to investigate the high-power effect on tunable EVA filters. The parameters of
circuit model in Fig. 8.3, are extracted from a full-wave model using High Frequency
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Fig. 8.4. Simulated frequency response under various input power and
definition of distortion ratio.
Structure Simulator (HFSS), which are listed in Table 8.1. Fig. 8.4 shows the simu-
lated S21 at 2 GHz (g = 33.5 μm) under 25 and 35-dBm stimulus power, respectively.
The linear response is also plotted for comparison. It can be seen that the frequency
response at 25-dBm power is quit linear. However, an obvious distortion is observed
with an input power of 35 dBm, leading to an asymmetrical S21. To quantify the





(f2 − f0)− (f0 − f1)
f2 − f1 × 100%, (8.4)
where f1 and f2 are the low-end and high-end of the 3-dB bandwidth. The frequency
responses in Fig. 8.4 yield a DR of 0.2% and 10% with an input power of 25 and 35
dBm, respectively.
8.2.3 Experimental Results and Discussion
The filter is fabricated on a Rogers TMM3 substrate. The high power testing setup
and the fabricated device are shown in Fig. 8.5(a). A beforehand small-signal testing
shows that this filter can be tuned from 1.55 GHz to 2.8 GHz. Subsequently, the
high power measurement is carried out throughout the entire band. Figs. 8.5(b) and
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Table 8.1
Extracted Parameters of Equivalent Circuit
Post Radius r 1.45 mm
Initial Gap g0 12 μm
Initial Capacitance Cr0 5.35 pF
Inductance Lr 1.18 nH
Unloaded Q-Factor Qu 400−600
Spring Constant k 4.5 N/mm
(c) show the measured S21 under various power at 1.6 and 2.77 GHz, respectively.
At 1.6 GHz, the frequency response starts to shift as the power exceeds 20 dBm
and a bifurcation instability is observed at Pin = 31.5 dBm. The corresponding
simulated results are also shown in Fig. 8.5(b), indicating a good agreement with the
measurement. The measured results in Fig. 8.5(c) underlines that a 41.6-dBm power
can be handled with a negligible S21 distortion.
Fig. 8.6 shows the distortion ratio versus power at different frequencies. It can be
seen that DR is near zero when the input power is low and increases sharply when the
power approaches a critical point. Given the same input power level, DR decreases
with frequency, indicating a better power handling capability at a higher frequency.
This is due to that a higher frequency corresponds to a larger gap distance, leading to
a smaller attraction force induced by the RF signal, expressed in (8.3). Specifically, a
40-dBm power can be handled at 2.4 GHz with DR ≈ 5%, indicating that the filter
can be tunable from 2.4 to 2.8 GHz under a 10-W input power with DR ≤ 5%. It
is important to note that the measured DR can be around 3% at a very low power.
This is probably due to the measurement instabilities and/or fabrication tolerance.
Therefore, it is concluded that a < 2.5% measured DR can be considered as the linear
response. Fig. 8.6 also shows that the simulated results using non-linear varactor
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Fig. 8.5. High power measurement of the tunable filter: (a) testing
setup. (b) measured and simulated S21 at 1.6 GHz under various input
power, (c) measured S21 at 2.77 GHz under various input power.
Fig. 8.7 plots the frequency tuning range with respect to the input power at
different DR levels, including both the measured data points and simulated curves
for comparison. The tuning range is defined by fMax : fMin. As indicated in Fig. 8.6,
the highest power handling capability occurs at fMax, leading to fMax ≡ 2.8. Thus,
the tuning range is determined by fMin, depending on a certain combination of DR
level and stimulus power. The simulation results in Fig. 8.7 shows that the tuning
range drops linearly with the input power, and the measured data points also follow
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Fig. 8.6. Measured and simulated distortion ratio versus input power
at various frequencies.




















 DR ≤ 3%
 DR ≤ 5%
 DR ≤ 10%
Fig. 8.7. Frequency tuning range of the tunable filter versus stimulus
power under various tolerable distortion levels.
this dependence. Fig. 8.7 underlines that, for the filter designers, a trad-off between
power, distortion and tuning range needs to be made based on the requirement of a
specific application.
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8.3 High-Power Microwave Gas Discharge in High-Q Evanescent-Mode
Cavity Resonators and Its Instantaneous/Long-Term Effects
8.3.1 Microwave Gas Discharge and Simulation
Gas discharge is related to the faster generation rate of charged species compared
to their loss rate due to diffusion and collisions. Electron-induced ionization of the
neutral gas molecules and secondary electron emission from the cathode are the two
dominant mechanisms responsible for discharge and breakdown [171,172] in relatively
wide micro-scale gaps (> 10μm) and in atmospheric pressure.
A free moving electron with sufficient kinetic energy may cause an electron to
be extracted from the neutral atom or molecule in a collision. This phenomenon is
called electron impact ionization, which results in another free electron in addition to
a positive ion. Secondary electron emission from the cathode is related to the impact
of ions that are accelerated along the gap due to the presence of external electric
field. It is quantified by secondary electron emission coefficient, which depends on
both cathode material and gas type [171, 173].
In this study, we use the particle-in-cell/Monte Carlo collision (PIC/MCC) tech-
nique [168, 174] to solve the atmospheric pressure RF discharge problem in a 19μm
gap at the frequency of 6.5 GHz. Since the post surface diameter is sufficiently large
(1 mm) compared to the gap size, we study the problem in its simplified one dimen-
sional (1D) form. Nitrogen gas in room temperature with thermal energy of 0.026 eV
is assumed. Also, Copper electrodes with work function equal to 4.7 eV are considered
according to the fabricated resonator. The field enhancement factor is considered to
be equal to a typical value of 70 [172]. According to the Nitrogen ionization energy
and Copper work function, the secondary electron emission coefficient is calculated
to be 0.1 [171]. The time step is considered equal to 10−15 sec to meet the stability
conditions [174]. The number of cells is adjusted in order to keep their length to about
10 nm. Also, the initial volume densities of both electrons and ions are considered


























































Fig. 8.8. Weakly ionized plasma formation along the 19-μm gap: (a)
number density of electrons and ions, (b) electric field strength, and
(c) current density of electrons and ions along the gap.
by a single simulation particle, which is often called a superparticle. In the present
work, the superparticle ratio value is set to 108. All presented results are averaged on
half period of the exciting signal after reaching the steady state, so as to have higher
resolution.
The PIC/MCC simulations show a breakdown field of 7.9 V/μm which is in good
agreement with the measured breakdown power of 45.3 dBm. This power corresponds
to a ≈8 V/μm of E-field extracted from HFSS simulation (Fig. 8.2(b)). Also, as seen
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in Fig. 8.8(a), a plasma region with almost equal density of the electrons and ions
is formed in the center of the gap and there are two positively charged sheath areas
near both electrodes. The plasma number density of the species is about 3×1020 m−3
which is significantly lower than the density of the neutral atoms at room temperature
and atmospheric pressure, which is in the order of 1025 m−3. This shows that the
assumption of weakly ionized plasma formation is a valid one. Due to the quasi-
neutral characteristics of the plasma region, the electric field strength is almost zero
at the center of the gap as shown in Fig. 8.8(b). Also, since ions are much heavier
than the electrons, almost all the current in the plasma region is contributed by the
electrons and ions don’t have any important role in the conductance (Fig. 8.8(c)).
8.3.2 Device and Measurement Setup
Fig. 8.9 shows the constructed testing setup. The input signal from Port1 of the
PNA is boosted by a 100-W, 6−18-GHz, traveling-wave-tube (TWT) power amplifier
(IFI T186-100). Subsequently, the amplified signal is fed to the device through an
ultra-low loss semi-rigid cable, which is attenuated by a 30-dB directional coupler
and then received by Port2 of the PNA. The inset of Fig. 8.9 shows the fabricated
EVA cavity resonator. This type of resonator is built by placing a loading post at
the center of a regular cylindrical cavity. The electromagnetic fields are coupled in
and out the cavity through the SMA connectors’ extended center conductor, which
directly touch the center post leading to a critically coupled EVA cavity resonator.
The resonant frequency is sensitive to the gap spacing between the load post and the
top wall, and is experimentally controlled by fine polishing of the metal surfaces.
8.3.3 Experimental Results
The high-power test is first performed using a sample device with 19-μm gap (6.5
GHz of resonant frequency, f0). Fig. 8.10(a) shows the measured S21 under a power-














Fig. 8.9. High-power testing setup and fabricated cavity resonator.
remains constant with input power until gas discharge occurs at Pin of around 45.3
dBm. At this power level, the transmission is sharply reduced from 0 to −11 dB,
because the air gap between the post and the top wall is nearly short-circuited by
ionized gas. Fig. 8.10(b) shows the measured high-power frequency response of the
resonator. It is in good agreement with the small-signal one except for the portion
of gas discharge. In the case of Pin = 45.5-dBm, discharge occurs around f0 and the
resonator response recovers at a higher frequency (about 1.2-GHz higher). Ideally, the
frequency behavior of S21 with breakdown should be symmetrical in the neighborhood
of f0. The asymmetrical response seen in Fig. 8.10(b) is basically due to the frequency-
dependent performance of the TWT PA. Specifically, the PA output power is lower
than 45.5 dBm below f0 and that’s why no gas discharge is observed. This is due to
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Fig. 8.10. Measured S21: (a) power-swept results at resonant fre-
quency. (b) frequency response results with various input powers.
Long-term experimental data are presented next. These data are collected with
another sample device that has a resonant frequency of 7.5 GHz (around 32-μm gap).
In this testing, a sufficiently high power (capable of inducing similar gas discharge) is
supplied to the device with a total loading time (turn-on time) of 110 sec. Fig. 8.11(a)
shows the variation of the top wall’s surface profile at different points during the entire
duration of 10, 30, 60, and 110 secs, respectively. It can be seen that gas discharge
creates a ring in the center of the cavity, corresponding to area above the post.
As the loading time is increasd, this ring becomes larger and the cavity boundary
becomes more clearly visible. These shapes are generated because the ionized/emitted
electrons keep bombarding the metal surface leading to a significant change of surface
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Fig. 8.11. (a) Change of surface profile as a function of loading (turn-
on) gas discharge time. (b) Change of resonator performance (small-
signal measurement).
profile. The respective insertion loss of the resonator increases with increased loading
time. This is also accompanied by a shift of the resonant frequency, as indicated in
Fig. 8.11(b).
A more detailed surface profile of the top wall after the 110-sec gas discharge is
measured using a confocal microscope (Olympus LEXT OLS). Fig. 8.12 illustrates the
measured surface profile, indicating the rise and fall at the center where gas ionization
bombardment is concentrated. The surface at the center becomes rougher which is
consistent with the increased insertion loss presented in Fig. 8.11(b). A sudden rise of
the surface profile is observed at the edge of the ring shape (Fig. 8.12(b)). The height
of such a protuberance is around 20 μm, as indicated by the profile sweep along the
x-axis shown in Fig. 8.12(c). This is mainly due to plasma deposition effect. It causes
a larger equivalent capacitance between the top wall and the post, which explains why


















Fig. 8.12. 3D image of the top-wall’s surface profile after long-term
gas discharge, taken by LEXT microscope: (a) overview of the center
portion, (b) a close-up view, (c) profile sweep along the x-direction.
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9. ANTI-BIASED ELECTROSTATIC RF MEMS
VARACTORS AND FILTERS
9.1 Introduction
Radio Frequency Micro-Electro-Mechanical-Systems (RF MEMS) have received
considerable research attention over the past two decades as an enabling technology
for creating highly reconfigurable wireless communications systems. Electrostatic RF
MEMS devices, in particular, are known for their merits of extremely low loss, high
linearity and near zero power consumption. Numerous tunable components have
been demonstrated with RF MEMS devices, including switches [175], tunable filters
[111], phase shifters [176], tunable antennae [177] and adaptive power amplifiers [101].
Recently, continuously tunable varactors and resonators/filters are demonstrated with
high-Q and broad frequency tuning range [113, 114, 133, 178].
Linearity and stability are particularly important metrics for high-Q tunable com-
ponents [164]. Although excellent linearity has been demonstrated for RF MEMS
devices, [179] and [180] show that it still remains an important issue when the device
is biased close to its pull-in point. Stability is another concern for high-Q systems,
such as narrowband tunable filters [113, 114]. In an integrated communication sys-
tem, especially a mixed-signal system, the biasing conditions may be noisy due to
signal leakage and substrate noise [181]. Moreover, obtaining a stable high voltage
can be difficult in such a highly-integrated system. Charge pumps are generally used
to supply the high voltage used to actuate MEMS tunable filters. However, in most
integrated charge pump designs, the output voltage ripple can be as high as 5% of
the supplied voltage [125,126,182] and effectively appears as bias noise to the tunable







Single Varactor Anti-Biased Varactors







Traditional 2-Pole Electrostatically-Tunable Filter






Fig. 9.1. Anti-biased electrostatically-actuated RF MEMS devices:
(a) varactors, (b) 2-pole tunable filter.
In order to counteract these problems, an anti-biased topology was recently pro-
posed and experimentally validated for shunt RF MEMS varactors in [17]. Fig. 9.1(a)
shows an illustration of the proposed method. When a low frequency (LF) noise Vm
is present on the bias line and/or on the transmission line, it dynamically actuates
the MEMS membrane and leads to unwanted modulation of the RF signal (the single
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varactor case in Fig. 9.1(a)). For the anti-biased topology in Fig. 9.1(a), the varactor
is split into two identical parts that are individually biased with opposite voltages.
The noise-induced dynamic vibrations of the two membranes are 180◦ out of phase
so that their contributions to the total capacitance variation are canceled, resulting
in improved linearity and noise immunity.
This chapter significantly expands our previous work in [17] in the following ways:
1) Section 9.2 presents new models that explain the cancelation of only the odd-order
modulation terms as seen in measurements of [17]. 2) Section 9.3 presents a new ap-
proach in applying the anti-bias technique in tunable evanescent-mode cavity filters
by applying opposite bias voltages on the nearby poles, as illustrated in Fig. 9.1(b). It
is shown that noise-induced modulation is a more severe problem in high-Q resonant
structures. The application of the anti-bias topology successfully reduced the side-
band frequency components due to bias noise in the tunable filter. 3) The effects of
fabrication uncertainties on the proposed technique are carefully considered in both
cases.
9.2 Anti-Biased Varactor Topology
9.2.1 Electromechanical and RF Modeling of Electrostatically-Actuated
RF MEMS Device
This section provides a brief background of the electromechanical behavior of
electrostatic MEMS actuators and establishes the fundamental formulas needed for
the analysis to follow. The following analysis is mainly based on [179].
A typical electrostatically-actuated MEMS device is shown in Fig. 9.2. When
a voltage is applied between two electrodes, an electrostatic force pulls the MEMS




















Fig. 9.2. Typical electrostatically-actuated MEMS structure.






where A is the overlapping area between the two electrodes, and g is the gap between
them. Note that there is also a fringing-field capacitance between the two electrodes.
The value of the fringing-field capacitance is typically 20%− 50% of the paralle-plate
capacitance. The effect of the fringing-field capacitance is taken into account by the
CAD modeling presented in Section 9.2.3.
The MEMS membrane is also subject to the mechanical restoring force Fk, which
is proportional to the deflection of the membrane
Fk = k(g0 − g) (9.3)
where k is the spring constant of the movable membrane. Before pull-in [170], the







= k(g0 − g). (9.4)






















2V 4 − 24ε0AV 2. (9.7)
Then, by substituting the expression of g in (9.2), the analytical expression of ca-
pacitance with respect to voltage can be found.
Considering the MEMS varactor as a shunt capacitance on a transmission line














For a small displacement Δx, the capacitance becomes [179]
















The above equation indicates that the vibration of the varactor membrane causes
an instant capacitance variation and, therefore, a phase modulation of the RF signal.
If the RF signal is accompanied by a low frequency voltage (e.g. modulating signal)
and/or if there is biasing noise (Fig. 9.2.1), the total voltage on the membrane includes
three components
V = VDC + Vm sin(ωmt) + VRF sin(ωt) (9.12)
where VDC is the applied DC bias signal and Vm is the amplitude of the biasing
noise signal (or modulating signal). Assuming that ωm is slightly smaller than the
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The above Eq. (9.13) involves a static part and a time-varying part. As a result, the
output spectrum contains modulation sidebands at ω± ωm (M1) and ω± 2ωm (M2),
etc. as shown in Fig. 9.3(a).
The anti-biased topology of MEMS varactors is shown in Fig. 9.3(b). Assume the
LF noise is correlated, which is in general the case when bias lines are placed close
together [179]. By substituting the opposite bias voltages (±VDC) into (9.13), out-
of-phase vibrations at ωm are observed. Therefore, the instant capacitance variations
of the two varactors approximately compensate each other, which leads to a more
constant total capacitance and a significant reduction of the modulation terms.
Although the previously presented analysis in [17] qualitatively explains this idea,
it does not provide quantitative results in terms of which modulation products are
canceled and which are not. Furthermore, (9.13) is derived under the assumption of
small membrane displacement, where the capacitance is less sensitive to the bias volt-
age. This assumption is not valid for large deflections, especially when the membrane
is close to pull-in. Fig. 9.4 graphically shows the gap and capacitance of a typical
MEMS varactor versus its bias voltage. When VDC is close to the pull-in voltage, a
small sinusoidal voltage Vm sin(ωmt) can cause a large variation of gap/capacitance,










Fig. 9.3. Illustration of the anti-bias concept applied to shunt var-
actors: (a) single MEMS varactor in the presence of LF modulating
signal and/or biasing noise, (b) anti-biased topology leading to out-
of-phase vibrations of two MEMS membranes and a cancelation of
the most significant sidebands [17].
9.2.2 Theoretical Analysis of Anti-Biased Varactor Topology using Taylor-
Series
In order to accurately model the modulation characteristics of the MEMS varactor,
the C-V relationship of the anti-biased varactor is explicitly analyzed using a Taylor-

















Fig. 9.4. Gap distance and capacitance versus bias voltage with the
effect of a LF variation in bias voltage.
Assuming low RF input power, the capacitance of the varactor subject to a LF
noise voltage can be expressed using a Taylor-series expansion around the bias voltage
VDC with respect to the incremental LF noise v:
C(VDC + v) = C0 + C1v + C2v
2 + C3v
3 · · · (9.14)






C1 gives rise to first-order modulation on the incident RF signal, C2 gives rise to the
second-order modulation, and so on. C1 and C2 can be analytically derived using an

























6g20 − 19gg0 + 12g2
(2g0 − 3g)3 . (9.17)
For the anti-biased topology, the single varactor is replaced by two identical varac-
tors CA and CB. The superimposed voltages on CA and CB are VDC+v and −VDC+v,
respectively. It is noted that CB(−VDC + v) = CB(VDC − v) since the capacitance
is dependent on V 2, which is expressed in (9.2) and (9.4). The capacitance on each
varactor can be expanded as












v3 · · · (9.18)









v3 · · · (9.19)
As these two varactors are in parallel, the total capacitance is
C = CA(VDC + v) + CB(VDC − v). (9.20)
The above equations (9.18), (9.19) and (9.20) underline that the odd terms of the
Taylor series of the total capacitance are canceled. In turn, the Taylor series of the
total capacitance becomes
C(v) = C0 + C2v
2 + C4v
4 · · · (9.21)
Plugging v = Vm sin(ωmt) in (9.21) allows us to write the time-varying capacitance
as




Large-Signal Model of 
RF MEMS Varactor
Fig. 9.5. Equivalent circuit model of the anti-biased shunt varactors.
This equation explicitly shows that the instant variation of the total capacitance
of these two anti-biased varactors only contains 2nωm components. Consequently,
the phase modulation components only occur at ω ± 2nωm. This means that the
non-linearity effects due to the LF signal can be significantly reduced.
9.2.3 Simulation
A non-linear circuit is developed to simulate the effectiveness of the anti-bias
topology using the non-linear varactor model presented in [164, 179, 183]. Fig. 9.5
shows the schematic of the simulated circuit model. The parameters of the single
varactor model used in the ADS simulation are listed in Table 9.1.
The simulated dynamic membrane movement in response to the LF noise is shown
in Fig. 9.6, which explicitly shows that the two varactors are vibrating in opposing
directions at frequency ωm (60 kHz). The output spectrum of this circuit is shown in
Fig. 9.7 with the varactors same- and anti- biased. As predicted by the theoretical
analysis, the output spectrum of the anti-biased varactor topology does not contain
odd-order modulation components. The results obtained from the analytical model,
based on the analytical C-V relation of MEMS varactor, are also plotted in Fig. 9.7,
which agrees well with the simulation results using the non-linear model. It further
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Table 9.1
Summary of Basic Varactor Model Parameters Used in Simulations
Area 300× 140 μm2
Initial gap g0 3 μm
Initial capacitance C0 124 fF
Spring constant k 80 N/m
Mechanical Q 1
Resonance frequeny f0 150 kHz
Pull-in voltage 32 V


















Fig. 9.6. Simulated displacements of two varactors in response to the
DC bias of ±26 V and 60 kHz LF signal with Vm = 5 V.
proves the feasibility of the Taylor-series approach in predicting the non-linear effect
of MEMS varactors.
9.2.4 Fabrication Uncertainty
Sections 9.2.2 and 9.2.3 focus on the ideal case of the anti-biased topology. How-


































-200 0 200 -200 0 200
Frequency Offset (kHz) Frequency Offset (kHz)
-100 100 -100 100
Fig. 9.7. Simulated output spectra of (a) same-biased and (b) anti-
biased varactors under the conditions of f0 = 10 GHz, VDC = 26 V,
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Fig. 9.8. Simulated output spectra of two varactors with Δg0/g0 =
18%: (a) same-biased, (b) anti-biased. The conditions are same as
those shown in Fig. 9.7: f0 = 10 GHz, fm = 60 kHz, Vm = 5 V.
tolerances. The difference mainly comes from the initial gap distance (Δg0) and
spring constant (Δk). As a result, the odd modulation components cannot be per-
fectly canceled. As an example, Fig. 9.8 shows the output spectrum of two varactors
with 0.5 μm difference of gap distance (18% of g0) under the same conditions as the
ideal case shown in Fig. 9.7. Compared to the ideal case, the first modulation term
at ω ± ωm (M1) is not completely canceled. However, an improvement of 30 dB is
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Fig. 9.9. Simulated effect of fabrication uncertainty due to: (a) dif-
ferent initial gaps (b) different spring constants.
still obtained. Fig. 9.9 summarizes the fabrication uncertainty effects on the improve-
ments in M1 and M3 (modulation terms at ω ± ωm and ω ± 3ωm, respectively). As
expected, less improvement is obtained as the differences in the initial gaps (Δg0) and
spring constants (Δk) grow. The scheme remains robust, however, even for relatively
large mismatches. For example, the improvement of M1 is 22 dB when Δg0 = 1 μm
(33% of g0), compared to the complete cancelation in the ideal case. A comparison
between Fig. 9.9(a) and Fig. 9.9(b) clearly shows that that difference of the initial
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Fig. 9.10. (a) Fabricated device for the experimental validation of the
anti-biased topology [17]. (b) Experimental setup for testing of the
devices.
9.2.5 Experimental Validation
To experimentally validate the proposed anti-biased topology, the shunt RFMEMS
varactors are fabricated and measured. The design and fabrication of the devices are
discussed in detail in [184] and [185]. Fig. 9.10(a) shows the fabricated device. The
two varactors are placed on a 50-Ω coplanar waveguide (CPW) and are separated
by a large metal-insulator-metal (MIM) capacitor (around 10 pF), which blocks the
opposite bias voltages on two varactors and acts as an RF short. Fig. 9.10(b) shows
the measurement setup. DC bias voltages on the two varactors are provided by two
Keithley 2400 voltage supplies. The LF noise signal is generated by an Agilent 33250A
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function generator and is superimposed on the DC bias voltage through decoupling
capacitors. The bias voltage is close to the pull-in voltage of the varactor in order to
get significant membrane displacements. It is important to mention that, compared
to the non-linear testing setup mentioned in [179], [180] and [183], no high power RF
signal is needed to see the nonlinear behavior due to the LF signal. Thus, no power
amplifier is needed in this setup.
Fig. 9.11 plots the measured results from the Agilent Spectrum Analyzer E4448A.
Comparisons are made between the two-varactor-stack when both structures are bi-
ased with the same bias VDC (same-biased case) and when they are biased with
opposite bias voltages ±VDC (anti-biased case). Compared to the same-biased case,
the anti-biased varactor-stack does not contain sidebands at fm and 3fm but only
at 2fm, which leads to a great linearity improvement. The measurement further val-
idates the theoretical analysis. The measured results shown in Fig. 9.11(a) match
the simulation results shown in Fig. 9.7, which is conducted under the same con-
ditions. Both the simulated and measured results show a 20 dB linearity enhance-
ment of the anti-biased method. This enhancement is computed as the difference
between the most significant modulation terms of the same-biased and anti-biased
cases (M1−M2). Moreover, the device is measured under different conditions and the
results are shown in Fig. 9.11(b) and 9.11(c). These results indicate 28 dB and 25 dB
linearity improvement, respectively.
It is interesting to note that the M1 and M3 terms are almost perfectly canceled
using the anti-biased approach as the measured results shown in Fig. 9.11. This is
due to the fact that the fabrication uncertainty is very small as these two varactors
are very close to each other on the same wafer.
9.3 Anti-Biased Tunable 2-Pole Evanescent-Mode Cavity Filter
In the previous sections we discussed the anti-bias concept on varactors placed
on nearly matched transmission lines. This section shows that the same concept can
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(a) f0 = 10 GHz, fm = 60 kHz, VDC = 26 V, Vm = 5 V, Pin = 20 dBm





































(b) f0 = 10 GHz, fm = 70 kHz, VDC = 26 V, Vm = 5 V, Pin = 20 dBm





































(c) f0 = 10 GHz, fm = 70 kHz, VDC = 26 V, Vm = 8 V, Pin = 20 dBm
Fig. 9.11. Measured output spectra of same- and anti-biased varactors
under different conditions [17].
also be beneficial when applied to high-Q structures. A 2-pole, high-Q, tunable filter
is used as a vehicle to demonstrate this.
Recently, electrostatic MEMS diaphragm tuners have been successfully developed
to make tunable evanescent-mode cavity filters [113, 133], achieving a very high un-














Fig. 9.12. Evanescent-mode cavity filter with MEMS diaphragm
tuners: (a) single cavity resonator, (b) traditional same-biased 2-pole
filter, (c) anti-biased 2-pole filter.
GHz). As shown in Fig. 9.12(a), when a bias voltage is applied to the top electrode,
the MEMS diaphragm is actuated to move upwards so as to change the resonant fre-
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quency of the cavity resonator. The 2-pole tunable filter is composed of two coupled
tunable evanescent-mode resonators with MEMS diaphragm tuners. The design and
implementation of this 2-pole evanescent-mode filter have been presented in [113].
Similar to the varactor case, the LF noise from the bias line dynamically actuates
the diaphragm. As mentioned in [179], MEMS tuners are subject to the same noise
because the bias lines are close to each other and “pick-up” the same noise waveform
(correlated noise). As a result, the incident RF signal (within the passband) is mod-
ulated leading to similar sidebands as the varactor’s case in Section 9.2 [Fig. 9.12(b)].
Due to the very high Q and narrow bandwidth (0.7%) of the filter, the electromag-
netic field between the diaphragm and the post is much stronger than that between
the varactor and transmission line [179] for the same power level. Consequently, the
modulation effect is much more significant in filters and resonators compared to the
varactor case.
The anti-biased topology can be applied to the 2-pole filter as shown in Fig. 9.12(c).
When subjected to a LF noise, the anti-biased topology leads to out-of-phase vibra-
tion of the two MEMS diaphragms. In the following sections, this anti-biased 2-pole
filter is theoretically analyzed and experimentally demonstrated.
9.3.1 Theoretical Analysis
The equivalent circuit of the 2-pole filter is schematically shown in Fig. 9.13 with
the ABCD matrix of the two coupled resonators and the inverter. YA and YB are the
admittances of two resonators, given by
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=
2








A1 + A2(CA + CB) + A3CACB
(9.25)
where Z1 = n
2Z0, which is the port impedances of the S-parameter matrix trans-






















When the anti-biased structure is subjected to a LF noise v from the bias line, the
CA and CB can be expressed as
CA(VDC + v) = C0 + C1v + C2v
2 + C3v
3 · · · (9.29)
CB(VDC − v) = C0 − C1v + C2v2 − C3v3 · · · (9.30)
In (9.25), the CA + CB term generates no modulation component at ω ± (2n+ 1)ωm
because identical CA and CB leads to no odd Taylor-series term of CA + CB, as
mentioned in the previous sections. It is also noted that the odd-order modulations
of CACB term in (9.25) are perfectly canceled because CA(VDC + v)CB(VDC − v) is a
even function of v, which can be expressed as
CA(VDC + v)CB(VDC − v) = C20 + 2C0C2v2
+ (2C0C4 − 2C1C3)v4 + (2C0C6 + 2C2C4 − C23 )v6 · · · (9.31)
As a result, similar to the varactor case, the anti-bias topology of 2-pole filter leads
to a cancelation of sidebands at ω ± (2n+ 1)ωm.
9.3.2 Simulation
This 2-pole filter is modeled and simulated using ADS with the equivalent circuit
shown in Fig. 9.13 and the large-signal model of the MEMS diaphragm tuner, which
has been presented in [164]. The model parameters of each resonator are listed in
Table 9.1. The simulated results are shown in Fig. 9.14. Compared to the case of
varactors on the transmission line, the effect of biasing noise on the evanescent-mode
cavity filter is much more significant due to the high-Q resonance of the circuit.
For example, as shown in Fig. 9.14(a), a 1 V sinusoidal noise at 1 kHz generates a
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Table 9.2
Summary of Basic Tunable-Cavity Model Parameters Used in Simulations
DC electrode area 5× 5 mm2
Post area π × 0.52 mm2
Initial DC gap gDC 3.8 μm
Initial RF gap gRF 37 μm
Spring constant k 400 N/m
Mechanical Q 0.2
Resonance frequency f0 10 kHz
Pull-in voltage 162 V
−23 dBc sideband at ω ± ωm for the traditional biasing case. For the anti-biased
topology, the most significant modulation components at ω ± (2n+ 1)ωm are almost
perfectly canceled, which falls below the 100 dBc level, as shown in Fig. 9.14(a).
When the noise level grows to 5 V (Fig. 9.14(b)), M1 is still below 100 dBc. It is also
seen that the higher-order modulation (M3) becomes more significant for the anti-
biased topology, but a significant improvement (70 dB) of M3 over the traditional
case is still achieved. The simulation verifies the theoretical analysis. Contrary to the
varactor case, M2 of the 2-pole filter is also improved by around 6 dB by applying
the anti-biased approach as observed from Fig. 9.14(a) and 9.14(b). This is due to
the CACB term in (9.25).
9.3.3 Discussions on Fabrication Uncertainty
The simulations and discussions in Section 9.3.2 are based on the ideal case in
which the two resonators of the 2-pole filter are identical and the maximum side-
band reduction is achieved. However, fabrication tolerances in the actuation gap
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(a) f0 = 4.1165 GHz, VDC = 142 V, fm = 1 kHz, Vm = 1 V,
Pin = −20 dBm































(b) f0 = 4.1165 GHz, VDC = 142 V, fm = 1 kHz, Vm = 5 V,
Pin = −20 dBm
Fig. 9.14. Simulated output spectra of 2-pole filter under different conditions.
gDC , capacitive gap gRF and spring constant k of the MEMS tuner are practically
unavoidable. Particularly, the fabrication of this MEMS-Cavity filter involves manual
assembly process, so the fabrication differences between two resonators are expected
to be much greater than the varactor case, i.e. around 10%−20%, leading to less
effective cancelation of the noise-induced modulation.
ADS simulation is used to investigate these effects. Fig. 9.15 shows the simu-
lated improvements in M1, M2 and M3 when there are differences in gDC, gRF and
k. As expected, the effects on the odd order modulation components are the most
significant and greater variation leads to less improvement of these odd components.
For example, suppression of M1 can be degraded as much as 10 dB when gDC of the
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Fig. 9.15. Simulated effects of fabrication uncertainty: (a) different
DC gap, (b) different RF gap, (c) different spring constant, under
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(b) f0 = 4.1165 GHz, fm = 1 kHz, Vm = 5 V, Pin = −20 dBm
Fig. 9.16. Simulated output spectra of 2-pole filter with ΔgDC/gDC =
13.5% and ΔgRF/gRF = 18%.
resonators are different by 10 μm (27%). It is important to note that all three factors
can jointly contribute to a less effective sideband reduction.
Fig. 9.16 shows the simulated output spectrum of the same- and anti- bias topolo-
gies with ΔgDC = 13.5%gDC (5 μm), ΔgRF = 18.2%gRF (0.7 μm) and Δk = 0. The
sideband reduction in this case is less than those achieved in the ideal case (Fig. 9.14).
For example, at Vm = 1 V, the reduction of M1 is 9 dB; and at Vm = 5 V, the re-
duction of M1 is 13 dB. It is also found that the simulation result of anti-biased filter
remains the same when positive and negative bias voltages are switched.
227
9.3.4 Measurement and Experimental Validation
To validate the theory and the CAD models, a 2-pole, tunable, evanescent-mode
cavity filter is fabricated and measured. The fabricated filter is shown in Fig. 9.17
(a) and (b). The design and fabrication process for this filter has been presented
in [113]. The small-signal S-parameters of the filter are measured using an Agilent
8722ES network analyzer. Shown in Fig. 9.17, the filter is continuously tunable from
2.8 GHz to 4.2 GHz with 0.7% fractional bandwidth and insertion loss of 4.8 − 3.5
dB (extracted Q of 310− 450).
The non-linear test of the 2-pole filter is carried out using the setup shown in
Fig. 9.18. The main RF signal is generated by an Agilent 4433B signal generator and
is applied to the input of the tunable filter through a 20 dB bi-directional coupler.
The output signal is fed into an Agilent E4448 spectrum analyzer through another
coupler. The 20 dB coupling ports of the couplers are connected with the input and
output ports of an Agilent E8361C PNA so that the frequency sweep response of the
tunable filter can be observed at the same time. First, the proper frequency response
of the filter is formed by gradually adjusting the bias voltages. Then, the signal
generator is set to output a CW signal at the center frequency of the filter and a LF
noise is generated by the function generator. The output spectrum is captured using
the spectrum analyzer.
Fig. 9.19 plots the measured results. The filter is tuned to 4.1165 GHz with +151 V
and +135 V voltages. The voltages are somewhat different because the tuners and
resonators are slightly different due to fabrication tolerances. The output spectrum to
an input signal of f0 = 4.1165 GHz with an LF noise signal of fm = 1 kHz, Vm = 1 V
is shown in the same-biased case of Fig. 9.19(a). The polarity in one of the bias
voltages is subsequently reversed and the resulting spectrum is shown in the anti-
biased case of Fig. 9.19(a). It is observed that the anti-biasing of the filter results in
around 9 dB improvement in the first modulation components (M1) and 10 dB in M2.

















Fig. 9.17. (a) Fabricated 2-pole tunable evanescent-mode cavity filter.
The bias electrodes are not shown to reveal the diaphragm tuners. (b)
Fabricated 2-pole tunable filter with the bias electrodes. (c) Measured
S-parameters of the tunable filter. Although only a selection of data
points are shown, the filter is continuously tunable across the whole
tuning range.
In this case, the improvement is 13 dB for M1, 20 dB for M2, 25 dB for M3. The
measured results agree with what the CAD modeling predicts (Fig. 9.16). A perfect
cancellation of M1 and M3 is not achieved here due to the dimension differences
between the two resonators. Such tolerances are typical given the specific assembly
process in an academic setting [113]. In a mass-production oriented industry setting,
























































































(b) f0 = 4.1165 GHz, fm = 1 kHz, Vm = 5 V, Pin = −20 dBm




The main purpose of this research is to develop innovative high-power microwave/RF
components, circuits, and subsystems applying for next-generation wireless commu-
nication radio front-ends. Intelligent/smart communications will be the main signa-
ture of future wireless systems, widely recognized as the concepts of cognitive and
software/software-defined radios. One of the major bottlenecks of such intelligent
systems lies in hardware realization, since they are required to cover a broad fre-
quency range to enable multi-band/multi-standard/multi-mode operations. As the
essential parts of the radios, broadband power amplifiers and widely tunable filters
are considered as the key enabling technologies. This dissertation presents novel de-
sign methodologies and concepts of broadband high-power PAs, high-power high-Q
tunable filters and their integration with PAs, and power handling and non-linearity
investigations on the tunable devices. It can be basically divided into three portions:
First, design and realization of broadband high-efficiency power amplifiers are
studied. Various methodologies and techniques are presented for different application
targets. Specifically, novel wideband matching network topology and new PA mode
theory are proposed and experimentally demonstrated, exhibiting record high PA
performances in terms of bandwidth and efficiency. The study also indicates that a
mutual fit of theoretical PA mode and matching network realizability is critical to
maximize the PA bandwidth & efficiency. Moreover, the load-line adaption is, for the
first time, implemented in a broadband PA design using an innovative reconfigurable
PA architecture, achieving significantly improved efficiency at power back-offs.
Second, this dissertation proposed and demonstrated the co-design approach of
PAs and high-Q tunable filters. When integrating PAs and tunable filters into the
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radio front-end, the conventional RF design approach does not lead to maximized per-
formance, since no global optimization of the transceiver chain is achieved. Co-design
approach effectively solves these difficulties. In this dissertation, the co-design of PAs
and tunable filters is researched for the first time. In particular, by designing the
filter input to directly match the transistor output, the redundant PA output match-
ing network is entirely eliminated, leading to minimized size & cost and maximized
overall performance. These saved hardware resources can be further transferred to
more system functionalities. Moreover, this dissertation has also demonstrated that
the combined utilization of PAs and filters can result in additional benefits for system
applications, e.g. efficient and linear amplification of multi-carrier signals.
Third, high-power non-linearity studies are performed for the tunable RF com-
ponents (e.g. RF MEMS varactors) and circuits (e.g. tunable filters). When tunable
devices are operating under high RF power, the high RF voltage (or high EM field)
can lead to failures like tuners’ mechanical deflections and gas discharge in the small
air spacing of the cavity. These two mechanisms are studied independently. In addi-
tion, anti-biased topology is proposed and experimentally demonstrated for linearity
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